summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/InstCombine/unsigned-mul-overflow-check-via-udiv-of-allones.ll
diff options
context:
space:
mode:
authorRoman Lebedev <lebedev.ri@gmail.com>2019-07-23 12:42:57 +0000
committerRoman Lebedev <lebedev.ri@gmail.com>2019-07-23 12:42:57 +0000
commit402bf28ecc87493e2164ba2e6e3ac00734eb300a (patch)
tree63311a977218f3aeb84420d0094c60772080469f /llvm/test/Transforms/InstCombine/unsigned-mul-overflow-check-via-udiv-of-allones.ll
parent4153f17181369a988450ccabde0de6a407324738 (diff)
downloadbcm5719-llvm-402bf28ecc87493e2164ba2e6e3ac00734eb300a.tar.gz
bcm5719-llvm-402bf28ecc87493e2164ba2e6e3ac00734eb300a.zip
[NFC][InstCombine] Fixup commutative/negative tests with icmp preds in @llvm.umul.with.overflow tests
llvm-svn: 366802
Diffstat (limited to 'llvm/test/Transforms/InstCombine/unsigned-mul-overflow-check-via-udiv-of-allones.ll')
-rw-r--r--llvm/test/Transforms/InstCombine/unsigned-mul-overflow-check-via-udiv-of-allones.ll8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/test/Transforms/InstCombine/unsigned-mul-overflow-check-via-udiv-of-allones.ll b/llvm/test/Transforms/InstCombine/unsigned-mul-overflow-check-via-udiv-of-allones.ll
index d66f5f7c40a..4a555cbefee 100644
--- a/llvm/test/Transforms/InstCombine/unsigned-mul-overflow-check-via-udiv-of-allones.ll
+++ b/llvm/test/Transforms/InstCombine/unsigned-mul-overflow-check-via-udiv-of-allones.ll
@@ -45,12 +45,12 @@ define i1 @t3_commutative(i8 %x) {
; CHECK-LABEL: @t3_commutative(
; CHECK-NEXT: [[T0:%.*]] = udiv i8 -1, [[X:%.*]]
; CHECK-NEXT: [[Y:%.*]] = call i8 @gen8()
-; CHECK-NEXT: [[R:%.*]] = icmp uge i8 [[Y]], [[T0]]
+; CHECK-NEXT: [[R:%.*]] = icmp ugt i8 [[Y]], [[T0]]
; CHECK-NEXT: ret i1 [[R]]
;
%t0 = udiv i8 -1, %x
%y = call i8 @gen8()
- %r = icmp uge i8 %y, %t0 ; swapped
+ %r = icmp ugt i8 %y, %t0 ; swapped
ret i1 %r
}
@@ -89,7 +89,7 @@ define i1 @n6_wrong_pred0(i8 %x, i8 %y) {
; CHECK-NEXT: ret i1 [[R]]
;
%t0 = udiv i8 -1, %x
- %r = icmp ule i8 %t0, %y
+ %r = icmp ule i8 %t0, %y ; not ult
ret i1 %r
}
@@ -100,6 +100,6 @@ define i1 @n6_wrong_pred1(i8 %x, i8 %y) {
; CHECK-NEXT: ret i1 [[R]]
;
%t0 = udiv i8 -1, %x
- %r = icmp ugt i8 %t0, %y
+ %r = icmp ugt i8 %t0, %y ; not ult
ret i1 %r
}
OpenPOWER on IntegriCloud