diff options
| author | Stefan Maksimovic <stefan.maksimovic@mips.com> | 2018-02-22 13:40:42 +0000 |
|---|---|---|
| committer | Stefan Maksimovic <stefan.maksimovic@mips.com> | 2018-02-22 13:40:42 +0000 |
| commit | ed797a30497edd9010d45125f0fc949b7ded651e (patch) | |
| tree | f9c8b9a00b72a09421c6162f1b3b595e5f5d3753 /llvm/test/Transforms/InferFunctionAttrs/annotate.ll | |
| parent | b603a5e0e3760eb8148e327bb184d60d6b6bfbd7 (diff) | |
| download | bcm5719-llvm-ed797a30497edd9010d45125f0fc949b7ded651e.tar.gz bcm5719-llvm-ed797a30497edd9010d45125f0fc949b7ded651e.zip | |
[mips] Generate memory dependencies for byVal arguments
There were no memory dependencies made between stores generated
when lowering formal arguments and loads generated when
call lowering byVal arguments which made the Post-RA scheduler
place a load before a matching store.
Make the fixed object stored to mutable so that the load
instructions can have their memory dependencies added
Set the frame object as isAliased which clears the underlying
objects vector in ScheduleDAGInstrs::buildSchedGraph().
This results in addition of all stores as dependenies for loads.
This problem appeared when passing a byVal parameter
coupled with a fastcc function call.
Differential Revision: https://reviews.llvm.org/D37515
llvm-svn: 325782
Diffstat (limited to 'llvm/test/Transforms/InferFunctionAttrs/annotate.ll')
0 files changed, 0 insertions, 0 deletions
