summaryrefslogtreecommitdiffstats
path: root/llvm/test/TableGen
diff options
context:
space:
mode:
authorDaniel Sanders <daniel_l_sanders@apple.com>2018-09-25 17:59:02 +0000
committerDaniel Sanders <daniel_l_sanders@apple.com>2018-09-25 17:59:02 +0000
commit06f4ff1952aa8423bd5a2600cbb0cc59c292a3f2 (patch)
tree7a445ca060beff4a49dfa4098d0b1d1280d0593f /llvm/test/TableGen
parenta55471138d158ed7938ca1b94bd4a1c782540cbf (diff)
downloadbcm5719-llvm-06f4ff1952aa8423bd5a2600cbb0cc59c292a3f2.tar.gz
bcm5719-llvm-06f4ff1952aa8423bd5a2600cbb0cc59c292a3f2.zip
[globalisel][tblgen] Table optimization should consider the C++ code in C++ predicates
This fixes PR39045 llvm-svn: 342997
Diffstat (limited to 'llvm/test/TableGen')
-rw-r--r--llvm/test/TableGen/GlobalISelEmitter-PR39045.td45
1 files changed, 45 insertions, 0 deletions
diff --git a/llvm/test/TableGen/GlobalISelEmitter-PR39045.td b/llvm/test/TableGen/GlobalISelEmitter-PR39045.td
new file mode 100644
index 00000000000..c5d7bd81ae6
--- /dev/null
+++ b/llvm/test/TableGen/GlobalISelEmitter-PR39045.td
@@ -0,0 +1,45 @@
+// RUN: llvm-tblgen -gen-global-isel -I %p/../../include %s -o %t
+// RUN: FileCheck %s < %t
+
+// Both predicates should be tested
+// CHECK-DAG: GIM_CheckCxxInsnPredicate, /*MI*/0, /*FnId*/GIPFP_MI_Predicate_pat_frag_b,
+// CHECK-DAG: GIM_CheckCxxInsnPredicate, /*MI*/0, /*FnId*/GIPFP_MI_Predicate_pat_frag_a,
+
+include "llvm/Target/Target.td"
+
+def MyTargetISA : InstrInfo;
+def MyTarget : Target { let InstructionSet = MyTargetISA; }
+
+
+def pat_frag_a : PatFrag <(ops node:$ptr), (load node:$ptr), [{}]> {
+ let PredicateCode = [{ return isInstA(MI); }];
+ let GISelPredicateCode = [{ return isInstA(MI); }];
+}
+
+def pat_frag_b : PatFrag <(ops node:$ptr), (load node:$ptr), [{}]> {
+ let PredicateCode = [{ return isInstB(MI); }];
+ let GISelPredicateCode = [{ return isInstB(MI); }];
+}
+
+def R0 : Register<"r0"> { let Namespace = "MyTarget"; }
+def GPR32 : RegisterClass<"MyTarget", [i32], 32, (add R0)>;
+
+def inst_a : Instruction {
+ let OutOperandList = (outs GPR32:$dst);
+ let InOperandList = (ins GPR32:$src);
+}
+def inst_b : Instruction {
+ let OutOperandList = (outs GPR32:$dst);
+ let InOperandList = (ins GPR32:$src);
+}
+
+def : Pat <
+ (pat_frag_a GPR32:$src),
+ (inst_a GPR32:$src)
+>;
+
+def : Pat <
+ (pat_frag_b GPR32:$src),
+ (inst_b GPR32:$src)
+>;
+
OpenPOWER on IntegriCloud