diff options
| author | Simon Cook <simon.cook@embecosm.com> | 2019-12-10 16:44:48 +0000 |
|---|---|---|
| committer | Simon Cook <simon.cook@embecosm.com> | 2019-12-10 16:44:48 +0000 |
| commit | a6e50e40e6ddaaefff944dc97379b51af7687cae (patch) | |
| tree | 1f9446dac22498e4cf2c6315eb42842d48efe7ec /llvm/test/MC/RISCV/rv64d-valid.s | |
| parent | 0be81968a283fd4161cb9ac9748d5ed200926292 (diff) | |
| download | bcm5719-llvm-a6e50e40e6ddaaefff944dc97379b51af7687cae.tar.gz bcm5719-llvm-a6e50e40e6ddaaefff944dc97379b51af7687cae.zip | |
[RISCV] Improve assembler missing feature warnings
This adds support for printing improved missing feature error messages
from the assembler, which now indicates which feature caused the parse
to fail.
Differential Revision: https://reviews.llvm.org/D69899
Diffstat (limited to 'llvm/test/MC/RISCV/rv64d-valid.s')
| -rw-r--r-- | llvm/test/MC/RISCV/rv64d-valid.s | 22 |
1 files changed, 10 insertions, 12 deletions
diff --git a/llvm/test/MC/RISCV/rv64d-valid.s b/llvm/test/MC/RISCV/rv64d-valid.s index 58ff08f3b24..4b6062bb7b3 100644 --- a/llvm/test/MC/RISCV/rv64d-valid.s +++ b/llvm/test/MC/RISCV/rv64d-valid.s @@ -7,47 +7,45 @@ # RUN: not llvm-mc -triple riscv32 -mattr=+d < %s 2>&1 \ # RUN: | FileCheck -check-prefix=CHECK-RV32 %s -# FIXME: error messages for rv32d are misleading - # CHECK-ASM-AND-OBJ: fcvt.l.d a0, ft0, dyn # CHECK-ASM: encoding: [0x53,0x75,0x20,0xc2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fcvt.l.d a0, ft0, dyn # CHECK-ASM-AND-OBJ: fcvt.lu.d a1, ft1, dyn # CHECK-ASM: encoding: [0xd3,0xf5,0x30,0xc2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fcvt.lu.d a1, ft1, dyn # CHECK-ASM-AND-OBJ: fmv.x.d a2, ft2 # CHECK-ASM: encoding: [0x53,0x06,0x01,0xe2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fmv.x.d a2, ft2 # CHECK-ASM-AND-OBJ: fcvt.d.l ft3, a3, dyn # CHECK-ASM: encoding: [0xd3,0xf1,0x26,0xd2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fcvt.d.l ft3, a3, dyn # CHECK-ASM-AND-OBJ: fcvt.d.lu ft4, a4, dyn # CHECK-ASM: encoding: [0x53,0x72,0x37,0xd2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fcvt.d.lu ft4, a4, dyn # CHECK-ASM-AND-OBJ: fmv.d.x ft5, a5 # CHECK-ASM: encoding: [0xd3,0x82,0x07,0xf2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fmv.d.x ft5, a5 # Rounding modes # CHECK-ASM-AND-OBJ: fcvt.d.l ft3, a3, rne # CHECK-ASM: encoding: [0xd3,0x81,0x26,0xd2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fcvt.d.l ft3, a3, rne # CHECK-ASM-AND-OBJ: fcvt.d.lu ft4, a4, rtz # CHECK-ASM: encoding: [0x53,0x12,0x37,0xd2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fcvt.d.lu ft4, a4, rtz # CHECK-ASM-AND-OBJ: fcvt.l.d a0, ft0, rdn # CHECK-ASM: encoding: [0x53,0x25,0x20,0xc2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fcvt.l.d a0, ft0, rdn # CHECK-ASM-AND-OBJ: fcvt.lu.d a1, ft1, rup # CHECK-ASM: encoding: [0xd3,0xb5,0x30,0xc2] -# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled +# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set fcvt.lu.d a1, ft1, rup |
