diff options
| author | Zoran Jovanovic <zoran.jovanovic@imgtec.com> | 2014-10-23 10:42:01 +0000 |
|---|---|---|
| committer | Zoran Jovanovic <zoran.jovanovic@imgtec.com> | 2014-10-23 10:42:01 +0000 |
| commit | 4a00fdc2e3804cdf2d3ce2b426d161395d833d53 (patch) | |
| tree | a6eb73465a63ab856e0607e7c29aaa08e86e1464 /llvm/test/MC/Mips/micromips-16-bit-instructions.s | |
| parent | ae9446088b9b946428cc21b10118067506d9070a (diff) | |
| download | bcm5719-llvm-4a00fdc2e3804cdf2d3ce2b426d161395d833d53.tar.gz bcm5719-llvm-4a00fdc2e3804cdf2d3ce2b426d161395d833d53.zip | |
[mips][microMIPS] Implement CodeGen support for SLL16 and SRL16 instructions
Differential Revision: http://reviews.llvm.org/D5774
llvm-svn: 220474
Diffstat (limited to 'llvm/test/MC/Mips/micromips-16-bit-instructions.s')
| -rw-r--r-- | llvm/test/MC/Mips/micromips-16-bit-instructions.s | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/test/MC/Mips/micromips-16-bit-instructions.s b/llvm/test/MC/Mips/micromips-16-bit-instructions.s index 4a4b9eb82d8..64296e8a17f 100644 --- a/llvm/test/MC/Mips/micromips-16-bit-instructions.s +++ b/llvm/test/MC/Mips/micromips-16-bit-instructions.s @@ -15,6 +15,8 @@ # CHECK-EL: not16 $17, $3 # encoding: [0x0b,0x44] # CHECK-EL: or16 $16, $4 # encoding: [0xc4,0x44] # CHECK-EL: xor16 $17, $5 # encoding: [0x4d,0x44] +# CHECK-EL: sll16 $3, $16, 5 # encoding: [0x8a,0x25] +# CHECK-EL: srl16 $4, $17, 6 # encoding: [0x1d,0x26] # CHECK-EL: addius5 $7, -2 # encoding: [0xfc,0x4c] # CHECK-EL: addiusp -16 # encoding: [0xf9,0x4f] # CHECK-EL: mfhi $9 # encoding: [0x09,0x46] @@ -37,6 +39,8 @@ # CHECK-EB: not16 $17, $3 # encoding: [0x44,0x0b] # CHECK-EB: or16 $16, $4 # encoding: [0x44,0xc4] # CHECK-EB: xor16 $17, $5 # encoding: [0x44,0x4d] +# CHECK-EB: sll16 $3, $16, 5 # encoding: [0x25,0x8a] +# CHECK-EB: srl16 $4, $17, 6 # encoding: [0x26,0x1d] # CHECK-EB: addius5 $7, -2 # encoding: [0x4c,0xfc] # CHECK-EB: addiusp -16 # encoding: [0x4f,0xf9] # CHECK-EB: mfhi $9 # encoding: [0x46,0x09] @@ -57,6 +61,8 @@ not16 $17, $3 or16 $16, $4 xor16 $17, $5 + sll16 $3, $16, 5 + srl16 $4, $17, 6 addius5 $7, -2 addiusp -16 mfhi $9 |
