summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/Mips/mips32r6
diff options
context:
space:
mode:
authorVladimir Medic <Vladimir.Medic@imgtec.com>2015-01-26 10:33:43 +0000
committerVladimir Medic <Vladimir.Medic@imgtec.com>2015-01-26 10:33:43 +0000
commit0516a5b686bb89319a545d56ca18f0d3ceeff2be (patch)
treef27eb0c4afa2eff1f0026cd38148ab9a498680a2 /llvm/test/MC/Disassembler/Mips/mips32r6
parent71d3025ff7d51a172b80aed9b0e834d3fd4fc80f (diff)
downloadbcm5719-llvm-0516a5b686bb89319a545d56ca18f0d3ceeff2be.tar.gz
bcm5719-llvm-0516a5b686bb89319a545d56ca18f0d3ceeff2be.zip
When disassembler meets compact jump instructions for r6 it crashes as the access to operands array is out of range. This patch removes dedicated decoder method that wrongly handles decoding of these instructions.
llvm-svn: 227084
Diffstat (limited to 'llvm/test/MC/Disassembler/Mips/mips32r6')
-rw-r--r--llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6-el.txt2
-rw-r--r--llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6.txt3
-rw-r--r--llvm/test/MC/Disassembler/Mips/mips32r6/valid-xfail-mips32r6.txt2
3 files changed, 5 insertions, 2 deletions
diff --git a/llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6-el.txt b/llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6-el.txt
index ce6dd40b72f..85d1a0eff4e 100644
--- a/llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6-el.txt
+++ b/llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6-el.txt
@@ -142,3 +142,5 @@
0xb7 0x34 0x52 0x49 # CHECK: lwc2 $18, -841($6)
0x75 0x92 0xf4 0x49 # CHECK: sdc2 $20, 629($18)
0x30 0x81 0x79 0x49 # CHECK: swc2 $25, 304($16)
+0x00 0x01 0x05 0xf8 # CHECK: jialc $5, 256
+0x00 0x01 0x05 0xd8 # CHECK: jic $5, 256
diff --git a/llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6.txt b/llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6.txt
index 4781d0c4db8..3c4d1e22e8c 100644
--- a/llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6.txt
+++ b/llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6.txt
@@ -142,3 +142,6 @@
0x49 0x52 0x34 0xb7 # CHECK: lwc2 $18, -841($6)
0x49 0xf4 0x92 0x75 # CHECK: sdc2 $20, 629($18)
0x49 0x79 0x81 0x30 # CHECK: swc2 $25, 304($16)
+0xf8 0x05 0x01 0x00 # CHECK: jialc $5, 256
+0xd8 0x05 0x01 0x00 # CHECK: jic $5, 256
+
diff --git a/llvm/test/MC/Disassembler/Mips/mips32r6/valid-xfail-mips32r6.txt b/llvm/test/MC/Disassembler/Mips/mips32r6/valid-xfail-mips32r6.txt
index f6c512104b7..dc29c0c1768 100644
--- a/llvm/test/MC/Disassembler/Mips/mips32r6/valid-xfail-mips32r6.txt
+++ b/llvm/test/MC/Disassembler/Mips/mips32r6/valid-xfail-mips32r6.txt
@@ -14,6 +14,4 @@
0x60 0xa0 0x00 0x40 # CHECK: bnec $5, $zero, 256
0x60 0xa6 0x00 0x40 # CHECK: bnec $5, $6, 256
0x7c 0xa1 0x04 0x25 # CHECK: cache 1, 8($5)
-0xf8 0x05 0x01 0x00 # CHECK: jialc $5, 256
-0xd8 0x05 0x01 0x00 # CHECK: jic $5, 256
0x7c 0xa1 0x04 0x35 # CHECK: pref 1, 8($5)
OpenPOWER on IntegriCloud