diff options
| author | Daniel Sanders <daniel.sanders@imgtec.com> | 2015-02-11 11:28:56 +0000 |
|---|---|---|
| committer | Daniel Sanders <daniel.sanders@imgtec.com> | 2015-02-11 11:28:56 +0000 |
| commit | a19216c8f4b26cb98aae5ada5c44c73bd3bf350e (patch) | |
| tree | b4e3963c576c990223dccb9c4c2500e4df6cc0a3 /llvm/test/MC/Disassembler/Mips/mips32r2 | |
| parent | 333fc18ca65bc0ae06a41cf5309cd2b2bbed03f5 (diff) | |
| download | bcm5719-llvm-a19216c8f4b26cb98aae5ada5c44c73bd3bf350e.tar.gz bcm5719-llvm-a19216c8f4b26cb98aae5ada5c44c73bd3bf350e.zip | |
[mips] Merge disassemblers into a single implementation.
Summary:
Currently we have Mips32 and Mips64 disassemblers and this causes the target
triple to affect the disassembly despite all the relevant information being in
the ELF header. These implementations do not need to be separate.
This patch merges them together such that the appropriate tables are checked
for the subtarget (e.g. Mips64 is checked when GP64 is enabled).
Reviewers: vmedic
Reviewed By: vmedic
Subscribers: llvm-commits
Differential Revision: http://reviews.llvm.org/D7498
llvm-svn: 228825
Diffstat (limited to 'llvm/test/MC/Disassembler/Mips/mips32r2')
| -rw-r--r-- | llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2-le.txt | 3 | ||||
| -rw-r--r-- | llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2.txt | 3 |
2 files changed, 6 insertions, 0 deletions
diff --git a/llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2-le.txt b/llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2-le.txt index a946ad0351f..d0eb13c5afd 100644 --- a/llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2-le.txt +++ b/llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2-le.txt @@ -1,4 +1,7 @@ # RUN: llvm-mc --disassemble %s -triple=mipsel-unknown-linux -mcpu=mips32r2 | FileCheck %s +# Try a mips64* triple to confirm that mips* vs mips64* triples no longer have +# an effect on the disassembler behaviour. +# RUN: llvm-mc --disassemble %s -triple=mips64el-unknown-linux -mcpu=mips32r2 | FileCheck %s 0x05 0x73 0x20 0x46 # CHECK: abs.d $f12, $f14 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 0x20 0x48 0xc7 0x00 # CHECK: add $9, $6, $7 diff --git a/llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2.txt b/llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2.txt index ec75a2ea9d6..96378357d19 100644 --- a/llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2.txt +++ b/llvm/test/MC/Disassembler/Mips/mips32r2/valid-mips32r2.txt @@ -1,4 +1,7 @@ # RUN: llvm-mc --disassemble %s -triple=mips-unknown-linux -mcpu=mips32r2 | FileCheck %s +# Try a mips64* triple to confirm that mips* vs mips64* triples no longer have +# an effect on the disassembler behaviour. +# RUN: llvm-mc --disassemble %s -triple=mips64-unknown-linux -mcpu=mips32r2 | FileCheck %s 0x46 0x20 0x73 0x05 # CHECK: abs.d $f12, $f14 0x46 0x00 0x39 0x85 # CHECK: abs.s $f6, $f7 0x00 0xc7 0x48 0x20 # CHECK: add $9, $6, $7 |
