summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/ARM/arm-STREXD-reencoding.txt
diff options
context:
space:
mode:
authorAmaury de la Vieuville <amaury.dlv@gmail.com>2013-06-11 08:03:20 +0000
committerAmaury de la Vieuville <amaury.dlv@gmail.com>2013-06-11 08:03:20 +0000
commit53ff029d6236a03587cc46fe035e8df02ef7708b (patch)
tree045103b23e01fce277b56d2b54faf4a2f5262c45 /llvm/test/MC/Disassembler/ARM/arm-STREXD-reencoding.txt
parent1ab3650ec0bfa70c1a96c3293a8275c17704ec0a (diff)
downloadbcm5719-llvm-53ff029d6236a03587cc46fe035e8df02ef7708b.tar.gz
bcm5719-llvm-53ff029d6236a03587cc46fe035e8df02ef7708b.zip
ARM: Fix STREX/LDREX reecoding
The decoded MCInst wasn't reencoded as the same instruction llvm-svn: 183729
Diffstat (limited to 'llvm/test/MC/Disassembler/ARM/arm-STREXD-reencoding.txt')
-rw-r--r--llvm/test/MC/Disassembler/ARM/arm-STREXD-reencoding.txt14
1 files changed, 14 insertions, 0 deletions
diff --git a/llvm/test/MC/Disassembler/ARM/arm-STREXD-reencoding.txt b/llvm/test/MC/Disassembler/ARM/arm-STREXD-reencoding.txt
new file mode 100644
index 00000000000..27944ac8bc5
--- /dev/null
+++ b/llvm/test/MC/Disassembler/ARM/arm-STREXD-reencoding.txt
@@ -0,0 +1,14 @@
+# RUN: llvm-mc -triple armv7 -show-encoding -disassemble < %s | FileCheck %s
+
+0x92 0x1f 0xa0 0xe1
+0x90 0x4f 0xa3 0xe1
+0x92 0xdf 0xa4 0xe1
+0x90 0xaf 0xa6 0xe1
+0x9c 0x5f 0xa8 0xe1
+
+# CHECK: strexd r1, r2, r3, [r0] @ encoding: [0x92,0x1f,0xa0,0xe1]
+# CHECK: strexd r4, r0, r1, [r3] @ encoding: [0x90,0x4f,0xa3,0xe1]
+# CHECK: strexd sp, r2, r3, [r4] @ encoding: [0x92,0xdf,0xa4,0xe1]
+# CHECK: strexd r10, r0, r1, [r6] @ encoding: [0x90,0xaf,0xa6,0xe1]
+# CHECK: strexd r5, r12, sp, [r8] @ encoding: [0x9c,0x5f,0xa8,0xe1]
+
OpenPOWER on IntegriCloud