summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/ARM/addrmode2-reencoding.txt
diff options
context:
space:
mode:
authorSaleem Abdulrasool <compnerd@compnerd.org>2014-01-12 04:36:01 +0000
committerSaleem Abdulrasool <compnerd@compnerd.org>2014-01-12 04:36:01 +0000
commitfb3950ec6312dfa4317d8cbf83a1db4aae7428ce (patch)
treeb03038798e88fd328f01f842f12f46fb9c85590f /llvm/test/MC/Disassembler/ARM/addrmode2-reencoding.txt
parent0b9debf1f6db715587d999c944befe42dd300111 (diff)
downloadbcm5719-llvm-fb3950ec6312dfa4317d8cbf83a1db4aae7428ce.tar.gz
bcm5719-llvm-fb3950ec6312dfa4317d8cbf83a1db4aae7428ce.zip
ARM: change implicit immediate forms of {ld,st}r{,b}t to psuedo-instructions
The implicit immediate 0 forms are assembly aliases, not distinct instruction encodings. Fix the initial implementation introduced in r198914 to an alias to avoid two separate instruction definitions for the same encoding. An InstAlias is insufficient in this case as the necessary due to the need to add a new additional operand for the implicit zero. By using the AsmPsuedoInst, fall back to the C++ code to transform the instruction to the equivalent _POST_IMM form, inserting the additional implicit immediate 0. llvm-svn: 199032
Diffstat (limited to 'llvm/test/MC/Disassembler/ARM/addrmode2-reencoding.txt')
-rw-r--r--llvm/test/MC/Disassembler/ARM/addrmode2-reencoding.txt8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/test/MC/Disassembler/ARM/addrmode2-reencoding.txt b/llvm/test/MC/Disassembler/ARM/addrmode2-reencoding.txt
index 128b4b971cd..08d2de687a9 100644
--- a/llvm/test/MC/Disassembler/ARM/addrmode2-reencoding.txt
+++ b/llvm/test/MC/Disassembler/ARM/addrmode2-reencoding.txt
@@ -5,8 +5,8 @@
0x00 0x10 0xa0 0xe4
0x00 0x10 0xe0 0xe4
-# CHECK: ldrt r1, [r0] @ encoding: [0x00,0x10,0xb0,0xe4]
-# CHECK: ldrbt r1, [r0] @ encoding: [0x00,0x10,0xf0,0xe4]
-# CHECK: strt r1, [r0] @ encoding: [0x00,0x10,0xa0,0xe4]
-# CHECK: strbt r1, [r0] @ encoding: [0x00,0x10,0xe0,0xe4]
+# CHECK: ldrt r1, [r0], #0 @ encoding: [0x00,0x10,0xb0,0xe4]
+# CHECK: ldrbt r1, [r0], #0 @ encoding: [0x00,0x10,0xf0,0xe4]
+# CHECK: strt r1, [r0], #0 @ encoding: [0x00,0x10,0xa0,0xe4]
+# CHECK: strbt r1, [r0], #0 @ encoding: [0x00,0x10,0xe0,0xe4]
OpenPOWER on IntegriCloud