summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/AMDGPU
diff options
context:
space:
mode:
authorJay Foad <jay.foad@amd.com>2020-01-11 20:48:29 +0000
committerJay Foad <jay.foad@amd.com>2020-01-12 21:12:48 +0000
commit241f330d6bab52ab4e3a01cbb9a3edd417d07c59 (patch)
tree8114156b8108dceba123727ef7c442748a791ac3 /llvm/test/MC/AMDGPU
parent7fa5290d5bd5632d7a36a4ea9f46e81e04fb819e (diff)
downloadbcm5719-llvm-241f330d6bab52ab4e3a01cbb9a3edd417d07c59.tar.gz
bcm5719-llvm-241f330d6bab52ab4e3a01cbb9a3edd417d07c59.zip
[AMDGPU] Add gfx8 assembler and disassembler test cases
Summary: This adds assembler tests for cases that were previously only in the disassembler tests, and vice versa. Reviewers: rampitec, arsenm, nhaehnle Subscribers: kzhuravl, jvesely, wdng, yaxunl, dstuttard, tpr, t-tye, jfb, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D72561
Diffstat (limited to 'llvm/test/MC/AMDGPU')
-rw-r--r--llvm/test/MC/AMDGPU/gfx8_asm_all.s159
1 files changed, 159 insertions, 0 deletions
diff --git a/llvm/test/MC/AMDGPU/gfx8_asm_all.s b/llvm/test/MC/AMDGPU/gfx8_asm_all.s
index 1f2de29cccb..0ca4edcfb2c 100644
--- a/llvm/test/MC/AMDGPU/gfx8_asm_all.s
+++ b/llvm/test/MC/AMDGPU/gfx8_asm_all.s
@@ -7089,6 +7089,9 @@ image_get_lod v[5:7], v1, s[8:15], s[12:15] dmask:0xd
image_get_lod v[5:7], v1, s[8:15], s[12:15] dmask:0xe
// CHECK: [0x00,0x0e,0x80,0xf1,0x01,0x05,0x62,0x00]
+image_get_lod v[5:8], v1, s[8:15], s[12:15] dmask:0xf
+// CHECK: [0x00,0x0f,0x80,0xf1,0x01,0x05,0x62,0x00]
+
image_get_lod v5, v1, s[8:15], s[12:15] dmask:0x0
// CHECK: [0x00,0x00,0x80,0xf1,0x01,0x05,0x62,0x00]
@@ -8781,6 +8784,12 @@ buffer_atomic_swap v5, off, s[8:11], 0 offset:4095
buffer_atomic_swap v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_swap v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_swap v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_swap v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x00,0xe1,0x00,0x05,0x02,0x03]
@@ -8829,6 +8838,12 @@ buffer_atomic_cmpswap v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_cmpswap v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x04,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_cmpswap v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x04,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_cmpswap v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x04,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_cmpswap v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x04,0xe1,0x00,0x05,0x02,0x03]
@@ -8877,6 +8892,12 @@ buffer_atomic_add v5, off, s[8:11], 0 offset:4095
buffer_atomic_add v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x08,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_add v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x08,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_add v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x08,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_add v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x08,0xe1,0x00,0x05,0x02,0x03]
@@ -8925,6 +8946,12 @@ buffer_atomic_sub v5, off, s[8:11], 0 offset:4095
buffer_atomic_sub v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x0c,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_sub v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x0c,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_sub v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x0c,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_sub v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x0c,0xe1,0x00,0x05,0x02,0x03]
@@ -8973,6 +9000,12 @@ buffer_atomic_smin v5, off, s[8:11], 0 offset:4095
buffer_atomic_smin v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x10,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_smin v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x10,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_smin v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x10,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_smin v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x10,0xe1,0x00,0x05,0x02,0x03]
@@ -9021,6 +9054,12 @@ buffer_atomic_umin v5, off, s[8:11], 0 offset:4095
buffer_atomic_umin v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x14,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_umin v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x14,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_umin v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x14,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_umin v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x14,0xe1,0x00,0x05,0x02,0x03]
@@ -9069,6 +9108,12 @@ buffer_atomic_smax v5, off, s[8:11], 0 offset:4095
buffer_atomic_smax v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x18,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_smax v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x18,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_smax v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x18,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_smax v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x18,0xe1,0x00,0x05,0x02,0x03]
@@ -9117,6 +9162,12 @@ buffer_atomic_umax v5, off, s[8:11], 0 offset:4095
buffer_atomic_umax v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x1c,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_umax v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x1c,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_umax v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x1c,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_umax v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x1c,0xe1,0x00,0x05,0x02,0x03]
@@ -9165,6 +9216,12 @@ buffer_atomic_and v5, off, s[8:11], 0 offset:4095
buffer_atomic_and v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x20,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_and v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x20,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_and v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x20,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_and v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x20,0xe1,0x00,0x05,0x02,0x03]
@@ -9213,6 +9270,12 @@ buffer_atomic_or v5, off, s[8:11], 0 offset:4095
buffer_atomic_or v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x24,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_or v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x24,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_or v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x24,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_or v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x24,0xe1,0x00,0x05,0x02,0x03]
@@ -9261,6 +9324,12 @@ buffer_atomic_xor v5, off, s[8:11], 0 offset:4095
buffer_atomic_xor v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x28,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_xor v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x28,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_xor v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x28,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_xor v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x28,0xe1,0x00,0x05,0x02,0x03]
@@ -9309,6 +9378,12 @@ buffer_atomic_inc v5, off, s[8:11], 0 offset:4095
buffer_atomic_inc v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x2c,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_inc v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x2c,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_inc v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x2c,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_inc v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x2c,0xe1,0x00,0x05,0x02,0x03]
@@ -9357,6 +9432,12 @@ buffer_atomic_dec v5, off, s[8:11], 0 offset:4095
buffer_atomic_dec v5, off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x30,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_dec v5, off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x30,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_dec v5, off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x30,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_dec v5, v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x30,0xe1,0x00,0x05,0x02,0x03]
@@ -9405,6 +9486,12 @@ buffer_atomic_swap_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_swap_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_swap_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_swap_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_swap_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x80,0xe1,0x00,0x05,0x02,0x03]
@@ -9453,6 +9540,12 @@ buffer_atomic_cmpswap_x2 v[5:8], off, s[8:11], 0 offset:4095
buffer_atomic_cmpswap_x2 v[5:8], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x84,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_cmpswap_x2 v[5:8], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x84,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_cmpswap_x2 v[5:8], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x84,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_cmpswap_x2 v[5:8], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x84,0xe1,0x00,0x05,0x02,0x03]
@@ -9501,6 +9594,12 @@ buffer_atomic_add_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_add_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x88,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_add_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x88,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_add_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x88,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_add_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x88,0xe1,0x00,0x05,0x02,0x03]
@@ -9549,6 +9648,12 @@ buffer_atomic_sub_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_sub_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x8c,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_sub_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x8c,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_sub_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x8c,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_sub_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x8c,0xe1,0x00,0x05,0x02,0x03]
@@ -9597,6 +9702,12 @@ buffer_atomic_smin_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_smin_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x90,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_smin_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x90,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_smin_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x90,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_smin_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x90,0xe1,0x00,0x05,0x02,0x03]
@@ -9645,6 +9756,12 @@ buffer_atomic_umin_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_umin_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x94,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_umin_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x94,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_umin_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x94,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_umin_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x94,0xe1,0x00,0x05,0x02,0x03]
@@ -9693,6 +9810,12 @@ buffer_atomic_smax_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_smax_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x98,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_smax_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x98,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_smax_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x98,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_smax_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x98,0xe1,0x00,0x05,0x02,0x03]
@@ -9741,6 +9864,12 @@ buffer_atomic_umax_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_umax_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0x9c,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_umax_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0x9c,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_umax_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0x9c,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_umax_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0x9c,0xe1,0x00,0x05,0x02,0x03]
@@ -9789,6 +9918,12 @@ buffer_atomic_and_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_and_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0xa0,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_and_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0xa0,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_and_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0xa0,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_and_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0xa0,0xe1,0x00,0x05,0x02,0x03]
@@ -9837,6 +9972,12 @@ buffer_atomic_or_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_or_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0xa4,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_or_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0xa4,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_or_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0xa4,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_or_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0xa4,0xe1,0x00,0x05,0x02,0x03]
@@ -9885,6 +10026,12 @@ buffer_atomic_xor_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_xor_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0xa8,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_xor_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0xa8,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_xor_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0xa8,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_xor_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0xa8,0xe1,0x00,0x05,0x02,0x03]
@@ -9933,6 +10080,12 @@ buffer_atomic_inc_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_inc_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0xac,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_inc_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0xac,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_inc_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0xac,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_inc_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0xac,0xe1,0x00,0x05,0x02,0x03]
@@ -9981,6 +10134,12 @@ buffer_atomic_dec_x2 v[5:6], off, s[8:11], 0 offset:4095
buffer_atomic_dec_x2 v[5:6], off, s[8:11], -1 offset:4095
// CHECK: [0xff,0x0f,0xb0,0xe1,0x00,0x05,0x02,0xc1]
+buffer_atomic_dec_x2 v[5:6], off, s[8:11], 0.5 offset:4095
+// CHECK: [0xff,0x0f,0xb0,0xe1,0x00,0x05,0x02,0xf0]
+
+buffer_atomic_dec_x2 v[5:6], off, s[8:11], -4.0 offset:4095
+// CHECK: [0xff,0x0f,0xb0,0xe1,0x00,0x05,0x02,0xf7]
+
buffer_atomic_dec_x2 v[5:6], v0, s[8:11], s3 idxen offset:4095
// CHECK: [0xff,0x2f,0xb0,0xe1,0x00,0x05,0x02,0x03]
OpenPOWER on IntegriCloud