summaryrefslogtreecommitdiffstats
path: root/llvm/test/DebugInfo/X86/fission-ranges.ll
diff options
context:
space:
mode:
authorSander de Smalen <sander.desmalen@arm.com>2018-02-22 19:53:59 +0000
committerSander de Smalen <sander.desmalen@arm.com>2018-02-22 19:53:59 +0000
commita86f3cfb496e8eaec04b360df24340602f875866 (patch)
treed00f0b86e313b5dada8454f65e93968db1e966c4 /llvm/test/DebugInfo/X86/fission-ranges.ll
parentfbe65404fd2076f71f75434a4a52b6775d8f6e64 (diff)
downloadbcm5719-llvm-a86f3cfb496e8eaec04b360df24340602f875866.tar.gz
bcm5719-llvm-a86f3cfb496e8eaec04b360df24340602f875866.zip
Revert "[DebugInfo][FastISel] Fix dropping dbg.value()"
This patch reverts r325440 and r325438 because it triggers an assertion in SelectionDAGBuilder.cpp. Also having debug enabled may unintentionally affect code-gen. The patch is reverted until we find a better solution. llvm-svn: 325825
Diffstat (limited to 'llvm/test/DebugInfo/X86/fission-ranges.ll')
-rw-r--r--llvm/test/DebugInfo/X86/fission-ranges.ll18
1 files changed, 7 insertions, 11 deletions
diff --git a/llvm/test/DebugInfo/X86/fission-ranges.ll b/llvm/test/DebugInfo/X86/fission-ranges.ll
index a6fb49fdb93..4bfe0ddffbf 100644
--- a/llvm/test/DebugInfo/X86/fission-ranges.ll
+++ b/llvm/test/DebugInfo/X86/fission-ranges.ll
@@ -17,7 +17,6 @@
; CHECK: DW_AT_location [DW_FORM_sec_offset] ([[B:0x[0-9a-z]*]]
; CHECK: DW_AT_location [DW_FORM_sec_offset] ([[D:0x[0-9a-z]*]]
; CHECK: DW_AT_ranges [DW_FORM_sec_offset] (0x00000000
-; CHECK: DW_AT_location [DW_FORM_sec_offset] ([[W:0x[0-9a-z]*]]
; CHECK-NOT: .debug_loc contents:
; CHECK-NOT: Beginning address offset
; CHECK: .debug_loc.dwo contents:
@@ -26,27 +25,24 @@
; if they've changed due to a bugfix, change in register allocation, etc.
; CHECK: [[A]]:
-; CHECK-NEXT: Addr idx 2 (w/ length 188): DW_OP_consts +0, DW_OP_stack_value
+; CHECK-NEXT: Addr idx 2 (w/ length 169): DW_OP_consts +0, DW_OP_stack_value
; CHECK-NEXT: Addr idx 3 (w/ length 25): DW_OP_reg0 RAX
-; CHECK: [[W]]:
-; CHECK-NEXT: Addr idx 4 (w/ length 20): DW_OP_reg1 RDX
-; CHECK-NEXT: Addr idx 5 (w/ length 102): DW_OP_breg7 RSP-56
; CHECK: [[E]]:
-; CHECK-NEXT: Addr idx 6 (w/ length 24): DW_OP_reg0 RAX
+; CHECK-NEXT: Addr idx 4 (w/ length 19): DW_OP_reg0 RAX
; CHECK: [[B]]:
-; CHECK-NEXT: Addr idx 7 (w/ length 17): DW_OP_reg0 RAX
+; CHECK-NEXT: Addr idx 5 (w/ length 17): DW_OP_reg0 RAX
; CHECK: [[D]]:
-; CHECK-NEXT: Addr idx 8 (w/ length 21): DW_OP_reg0 RAX
+; CHECK-NEXT: Addr idx 6 (w/ length 17): DW_OP_reg0 RAX
; Make sure we don't produce any relocations in any .dwo section (though in particular, debug_info.dwo)
; HDR-NOT: .rela.{{.*}}.dwo
; Make sure we have enough stuff in the debug_addr to cover the address indexes
-; (8 is the last index in debug_loc.dwo, making 9 entries of 8 bytes each, 9 * 8
-; == 72 base 10 == 48 base 16)
+; (6 is the last index in debug_loc.dwo, making 7 entries of 8 bytes each, 7 * 8
+; == 56 base 10 == 38 base 16)
-; HDR: .debug_addr 00000048
+; HDR: .debug_addr 00000038
; HDR-NOT: .rela.{{.*}}.dwo
; From the code:
OpenPOWER on IntegriCloud