summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen
diff options
context:
space:
mode:
authorQuentin Colombet <qcolombet@apple.com>2016-10-13 00:34:48 +0000
committerQuentin Colombet <qcolombet@apple.com>2016-10-13 00:34:48 +0000
commitcd80e97e88f692b46a4cabbdb69c382c7fc57e45 (patch)
treea5cb0b7a81a0189320119ae724c8999c9a7f710a /llvm/test/CodeGen
parent8958f6a5293390ae2b7d3b3df3c0b0b63ec68cd0 (diff)
downloadbcm5719-llvm-cd80e97e88f692b46a4cabbdb69c382c7fc57e45.tar.gz
bcm5719-llvm-cd80e97e88f692b46a4cabbdb69c382c7fc57e45.zip
[AArch64][RegisterBankInfo] Provide alternative mappings for G_BITCASTs.
Thanks to this patch, RegBankSelect is able to get rid of some register bank copies as demonstrated in the test case. llvm-svn: 284094
Diffstat (limited to 'llvm/test/CodeGen')
-rw-r--r--llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir12
1 files changed, 8 insertions, 4 deletions
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir b/llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir
index b8245d35156..ec1af878bfc 100644
--- a/llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir
+++ b/llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir
@@ -458,7 +458,8 @@ legalized: true
# CHECK: registers:
# CHECK-NEXT: - { id: 0, class: gpr }
-# CHECK-NEXT: - { id: 1, class: fpr }
+# FAST-NEXT: - { id: 1, class: fpr }
+# GREEDY-NEXT: - { id: 1, class: gpr }
registers:
- { id: 0, class: _ }
- { id: 1, class: _ }
@@ -481,7 +482,8 @@ legalized: true
# CHECK: registers:
# CHECK-NEXT: - { id: 0, class: fpr }
-# CHECK-NEXT: - { id: 1, class: gpr }
+# FAST-NEXT: - { id: 1, class: gpr }
+# GREEDY-NEXT: - { id: 1, class: fpr }
registers:
- { id: 0, class: _ }
- { id: 1, class: _ }
@@ -550,7 +552,8 @@ legalized: true
# CHECK: registers:
# CHECK-NEXT: - { id: 0, class: gpr }
-# CHECK-NEXT: - { id: 1, class: fpr }
+# FAST-NEXT: - { id: 1, class: fpr }
+# GREEDY-NEXT: - { id: 1, class: gpr }
registers:
- { id: 0, class: _ }
- { id: 1, class: _ }
@@ -572,7 +575,8 @@ legalized: true
# CHECK: registers:
# CHECK-NEXT: - { id: 0, class: fpr }
-# CHECK-NEXT: - { id: 1, class: gpr }
+# FAST-NEXT: - { id: 1, class: gpr }
+# GREEDY-NEXT: - { id: 1, class: fpr }
registers:
- { id: 0, class: _ }
- { id: 1, class: _ }
OpenPOWER on IntegriCloud