summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen
diff options
context:
space:
mode:
authorChen Zheng <czhengsz@cn.ibm.com>2019-01-30 01:57:01 +0000
committerChen Zheng <czhengsz@cn.ibm.com>2019-01-30 01:57:01 +0000
commitca26039cc705596f54020e115aea699073365682 (patch)
treeb1d1978bce80d779b88a5b33d073d686230f4347 /llvm/test/CodeGen
parent4a4d7a7be8c0353356eda708ee8514c1cf405505 (diff)
downloadbcm5719-llvm-ca26039cc705596f54020e115aea699073365682.tar.gz
bcm5719-llvm-ca26039cc705596f54020e115aea699073365682.zip
[PowerPC] more opportunity for converting reg+reg to reg+imm
Differential Revision: https://reviews.llvm.org/D57314 llvm-svn: 352583
Diffstat (limited to 'llvm/test/CodeGen')
-rw-r--r--llvm/test/CodeGen/PowerPC/convert-rr-to-ri-instr-add.mir17
1 files changed, 17 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/PowerPC/convert-rr-to-ri-instr-add.mir b/llvm/test/CodeGen/PowerPC/convert-rr-to-ri-instr-add.mir
new file mode 100644
index 00000000000..420f1f58b68
--- /dev/null
+++ b/llvm/test/CodeGen/PowerPC/convert-rr-to-ri-instr-add.mir
@@ -0,0 +1,17 @@
+# RUN: llc -mtriple=powerpc64le--linux-gnu -stop-after ppc-pre-emit-peephole %s -o - -verify-machineinstrs | FileCheck %s
+
+---
+# ADDI8 + STFSX can be converted to ADDI8 + STFS even ADDI8 can not be erased.
+name: testFwdOperandKilledAfter
+# CHECK: name: testFwdOperandKilledAfter
+tracksRegLiveness: true
+body: |
+ bb.0.entry:
+ liveins: $x3, $f1, $x5
+ $x3 = ADDI8 $x5, 100
+ STFSX killed $f1, $zero8, $x3
+ ; CHECK: STFS killed $f1, 100, $x5
+ STD killed $x3, killed $x5, 100
+ ; CHECK: STD killed $x3, killed $x5, 100
+ BLR8 implicit $lr8, implicit $rm
+...
OpenPOWER on IntegriCloud