diff options
| author | Juergen Ributzka <juergen@apple.com> | 2014-08-15 17:23:20 +0000 |
|---|---|---|
| committer | Juergen Ributzka <juergen@apple.com> | 2014-08-15 17:23:20 +0000 |
| commit | a6faae3c11be44189605a7f2099357107f2fb82c (patch) | |
| tree | efbd4904dd0d689f588f0336169f6f2228c9c8d4 /llvm/test/CodeGen | |
| parent | 5015a89aa50b20c1a5539f00cb375eca661da7e2 (diff) | |
| download | bcm5719-llvm-a6faae3c11be44189605a7f2099357107f2fb82c.tar.gz bcm5719-llvm-a6faae3c11be44189605a7f2099357107f2fb82c.zip | |
[FastISel][ARM] Fix unit test from r215682.
Thanks Jim for finding this.
llvm-svn: 215733
Diffstat (limited to 'llvm/test/CodeGen')
| -rw-r--r-- | llvm/test/CodeGen/ARM/fast-isel-mvn.ll | 8 |
1 files changed, 3 insertions, 5 deletions
diff --git a/llvm/test/CodeGen/ARM/fast-isel-mvn.ll b/llvm/test/CodeGen/ARM/fast-isel-mvn.ll index c9c32880cce..4f6fab02c98 100644 --- a/llvm/test/CodeGen/ARM/fast-isel-mvn.ll +++ b/llvm/test/CodeGen/ARM/fast-isel-mvn.ll @@ -1,6 +1,7 @@ ; RUN: llc -O0 -verify-machineinstrs -fast-isel-abort -relocation-model=dynamic-no-pic -arm-use-movt=false -mtriple=armv7-apple-ios < %s | FileCheck %s --check-prefix=CHECK --check-prefix=ARM ; RUN: llc -O0 -verify-machineinstrs -fast-isel-abort -relocation-model=dynamic-no-pic -arm-use-movt=false -mtriple=armv7-linux-gnueabi < %s | FileCheck %s --check-prefix=CHECK --check-prefix=ARM ; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort -relocation-model=dynamic-no-pic -mtriple=thumbv7-apple-ios | FileCheck %s --check-prefix=THUMB +; RUN: llc -O0 -verify-machineinstrs -fast-isel-abort -relocation-model=dynamic-no-pic -arm-use-movt=true -mtriple=armv7-apple-ios < %s | FileCheck %s --check-prefix=MOVT ; rdar://10412592 ; Note: The Thumb code is being generated by the target-independent selector. @@ -109,11 +110,8 @@ entry: ; Load from constant pool. define i32 @t10(i32 %a) { -; ARM-LABEL: t10 -; ARM: ldr -; THUMB-LABEL: t10 -; THUMB: movw r1, #52257 -; THUMB-NEXT: movt r1, #35037 +; MOVT-LABEL: t10 +; MOVT: ldr %1 = xor i32 -1998730207, %a ret i32 %1 } |
