summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen
diff options
context:
space:
mode:
authorKonstantin Zhuravlyov <kzhuravl_dev@outlook.com>2016-04-26 15:43:14 +0000
committerKonstantin Zhuravlyov <kzhuravl_dev@outlook.com>2016-04-26 15:43:14 +0000
commit1d99c4d03ce7d8d251f815e49caba968ea94b488 (patch)
treed32c61adb8e5381f00e9ddb90443e20d550f2325 /llvm/test/CodeGen
parentd285007720169bd1054cadfe65c3a5da84997d19 (diff)
downloadbcm5719-llvm-1d99c4d03ce7d8d251f815e49caba968ea94b488.tar.gz
bcm5719-llvm-1d99c4d03ce7d8d251f815e49caba968ea94b488.zip
[AMDGPU] Reserve VGPRs for trap handler usage if instructed
Differential Revision: http://reviews.llvm.org/D19235 llvm-svn: 267563
Diffstat (limited to 'llvm/test/CodeGen')
-rw-r--r--llvm/test/CodeGen/AMDGPU/debugger_reserve_trap_regs.ll37
1 files changed, 37 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/debugger_reserve_trap_regs.ll b/llvm/test/CodeGen/AMDGPU/debugger_reserve_trap_regs.ll
new file mode 100644
index 00000000000..2c857f688af
--- /dev/null
+++ b/llvm/test/CodeGen/AMDGPU/debugger_reserve_trap_regs.ll
@@ -0,0 +1,37 @@
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=fiji -mattr=+amdgpu-debugger-reserve-trap-regs -verify-machineinstrs < %s | FileCheck %s
+
+; CHECK: reserved_vgpr_count = 4
+; CHECK: ReservedVGPRCount: 4
+
+; Function Attrs: nounwind
+define void @debugger_reserve_trap_regs(i32 addrspace(1)* %A) #0 {
+entry:
+ %A.addr = alloca i32 addrspace(1)*, align 4
+ store i32 addrspace(1)* %A, i32 addrspace(1)** %A.addr, align 4
+ %0 = load i32 addrspace(1)*, i32 addrspace(1)** %A.addr, align 4
+ %arrayidx = getelementptr inbounds i32, i32 addrspace(1)* %0, i32 0
+ store i32 1, i32 addrspace(1)* %arrayidx, align 4
+ %1 = load i32 addrspace(1)*, i32 addrspace(1)** %A.addr, align 4
+ %arrayidx1 = getelementptr inbounds i32, i32 addrspace(1)* %1, i32 1
+ store i32 2, i32 addrspace(1)* %arrayidx1, align 4
+ %2 = load i32 addrspace(1)*, i32 addrspace(1)** %A.addr, align 4
+ %arrayidx2 = getelementptr inbounds i32, i32 addrspace(1)* %2, i32 2
+ store i32 3, i32 addrspace(1)* %arrayidx2, align 4
+ %3 = load i32 addrspace(1)*, i32 addrspace(1)** %A.addr, align 4
+ %arrayidx3 = getelementptr inbounds i32, i32 addrspace(1)* %3, i32 4
+ store i32 4, i32 addrspace(1)* %arrayidx3, align 4
+ ret void
+}
+
+attributes #0 = { nounwind "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="fiji" "unsafe-fp-math"="false" "use-soft-float"="false" }
+
+!opencl.kernels = !{!0}
+!llvm.ident = !{!6}
+
+!0 = !{void (i32 addrspace(1)*)* @debugger_reserve_trap_regs, !1, !2, !3, !4, !5}
+!1 = !{!"kernel_arg_addr_space", i32 1}
+!2 = !{!"kernel_arg_access_qual", !"none"}
+!3 = !{!"kernel_arg_type", !"int*"}
+!4 = !{!"kernel_arg_base_type", !"int*"}
+!5 = !{!"kernel_arg_type_qual", !""}
+!6 = !{!"clang version 3.9.0 (trunk 266639)"}
OpenPOWER on IntegriCloud