summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2018-05-14 05:09:41 +0000
committerCraig Topper <craig.topper@intel.com>2018-05-14 05:09:41 +0000
commitf633f3eb67dbbb337ae1f929b0f840bd2ba00a67 (patch)
tree7d43273149c0193fd7381d644dd650303fd9ade3 /llvm/test/CodeGen/X86
parent8cb261e353bd815f05406f2010c601de443546fa (diff)
downloadbcm5719-llvm-f633f3eb67dbbb337ae1f929b0f840bd2ba00a67.tar.gz
bcm5719-llvm-f633f3eb67dbbb337ae1f929b0f840bd2ba00a67.zip
[X86] Add fast isel test cases for the clang output for 512-bit cvtps2pd related intrinsics.
llvm-svn: 332214
Diffstat (limited to 'llvm/test/CodeGen/X86')
-rw-r--r--llvm/test/CodeGen/X86/avx512-intrinsics-fast-isel.ll92
1 files changed, 92 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/X86/avx512-intrinsics-fast-isel.ll b/llvm/test/CodeGen/X86/avx512-intrinsics-fast-isel.ll
index 4252a2d6a37..596810023d3 100644
--- a/llvm/test/CodeGen/X86/avx512-intrinsics-fast-isel.ll
+++ b/llvm/test/CodeGen/X86/avx512-intrinsics-fast-isel.ll
@@ -2077,5 +2077,97 @@ entry:
ret <4 x float> %vecins.i
}
+define <8 x double> @test_mm512_cvtps_pd(<8 x float> %__A) {
+; X32-LABEL: test_mm512_cvtps_pd:
+; X32: # %bb.0: # %entry
+; X32-NEXT: vcvtps2pd %ymm0, %zmm0
+; X32-NEXT: retl
+;
+; X64-LABEL: test_mm512_cvtps_pd:
+; X64: # %bb.0: # %entry
+; X64-NEXT: vcvtps2pd %ymm0, %zmm0
+; X64-NEXT: retq
+entry:
+ %conv.i = fpext <8 x float> %__A to <8 x double>
+ ret <8 x double> %conv.i
+}
+
+define <8 x double> @test_mm512_cvtpslo_pd(<16 x float> %__A) {
+; X32-LABEL: test_mm512_cvtpslo_pd:
+; X32: # %bb.0: # %entry
+; X32-NEXT: vcvtps2pd %ymm0, %zmm0
+; X32-NEXT: retl
+;
+; X64-LABEL: test_mm512_cvtpslo_pd:
+; X64: # %bb.0: # %entry
+; X64-NEXT: vcvtps2pd %ymm0, %zmm0
+; X64-NEXT: retq
+entry:
+ %shuffle.i.i = shufflevector <16 x float> %__A, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
+ %conv.i.i = fpext <8 x float> %shuffle.i.i to <8 x double>
+ ret <8 x double> %conv.i.i
+}
+
+define <8 x double> @test_mm512_mask_cvtps_pd(<8 x double> %__W, i8 zeroext %__U, <8 x float> %__A) {
+; X32-LABEL: test_mm512_mask_cvtps_pd:
+; X32: # %bb.0: # %entry
+; X32-NEXT: movb {{[0-9]+}}(%esp), %al
+; X32-NEXT: kmovw %eax, %k1
+; X32-NEXT: vcvtps2pd %ymm1, %zmm0 {%k1}
+; X32-NEXT: retl
+;
+; X64-LABEL: test_mm512_mask_cvtps_pd:
+; X64: # %bb.0: # %entry
+; X64-NEXT: kmovw %edi, %k1
+; X64-NEXT: vcvtps2pd %ymm1, %zmm0 {%k1}
+; X64-NEXT: retq
+entry:
+ %conv.i.i = fpext <8 x float> %__A to <8 x double>
+ %0 = bitcast i8 %__U to <8 x i1>
+ %1 = select <8 x i1> %0, <8 x double> %conv.i.i, <8 x double> %__W
+ ret <8 x double> %1
+}
+
+define <8 x double> @test_mm512_mask_cvtpslo_pd(<8 x double> %__W, i8 zeroext %__U, <16 x float> %__A) {
+; X32-LABEL: test_mm512_mask_cvtpslo_pd:
+; X32: # %bb.0: # %entry
+; X32-NEXT: movb {{[0-9]+}}(%esp), %al
+; X32-NEXT: kmovw %eax, %k1
+; X32-NEXT: vcvtps2pd %ymm1, %zmm0 {%k1}
+; X32-NEXT: retl
+;
+; X64-LABEL: test_mm512_mask_cvtpslo_pd:
+; X64: # %bb.0: # %entry
+; X64-NEXT: kmovw %edi, %k1
+; X64-NEXT: vcvtps2pd %ymm1, %zmm0 {%k1}
+; X64-NEXT: retq
+entry:
+ %shuffle.i.i = shufflevector <16 x float> %__A, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
+ %conv.i.i.i = fpext <8 x float> %shuffle.i.i to <8 x double>
+ %0 = bitcast i8 %__U to <8 x i1>
+ %1 = select <8 x i1> %0, <8 x double> %conv.i.i.i, <8 x double> %__W
+ ret <8 x double> %1
+}
+
+define <8 x double> @test_mm512_maskz_cvtps_pd(i8 zeroext %__U, <8 x float> %__A) {
+; X32-LABEL: test_mm512_maskz_cvtps_pd:
+; X32: # %bb.0: # %entry
+; X32-NEXT: movb {{[0-9]+}}(%esp), %al
+; X32-NEXT: kmovw %eax, %k1
+; X32-NEXT: vcvtps2pd %ymm0, %zmm0 {%k1} {z}
+; X32-NEXT: retl
+;
+; X64-LABEL: test_mm512_maskz_cvtps_pd:
+; X64: # %bb.0: # %entry
+; X64-NEXT: kmovw %edi, %k1
+; X64-NEXT: vcvtps2pd %ymm0, %zmm0 {%k1} {z}
+; X64-NEXT: retq
+entry:
+ %conv.i.i = fpext <8 x float> %__A to <8 x double>
+ %0 = bitcast i8 %__U to <8 x i1>
+ %1 = select <8 x i1> %0, <8 x double> %conv.i.i, <8 x double> zeroinitializer
+ ret <8 x double> %1
+}
+
!0 = !{i32 1}
OpenPOWER on IntegriCloud