diff options
| author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2018-05-15 14:12:32 +0000 |
|---|---|---|
| committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2018-05-15 14:12:32 +0000 |
| commit | 891ebcdbaad113b81511af0cf232908c484d3cc6 (patch) | |
| tree | a16734ec34a9e2fa1d4c973d39900fa33dc98bac /llvm/test/CodeGen/X86 | |
| parent | 5d97c823a480f3b523fcd3f21d9e09ea601e3333 (diff) | |
| download | bcm5719-llvm-891ebcdbaad113b81511af0cf232908c484d3cc6.tar.gz bcm5719-llvm-891ebcdbaad113b81511af0cf232908c484d3cc6.zip | |
[X86] Split off F16C WriteCvtPH2PS/WriteCvtPS2PH scheduler classes
Btver2 - VCVTPH2PSYrm needs to double pump the AGU
Broadwell - missing VCVTPS2PH*mr stores extra latency
Allows us to remove the WriteCvtF2FSt conversion store class
llvm-svn: 332357
Diffstat (limited to 'llvm/test/CodeGen/X86')
| -rw-r--r-- | llvm/test/CodeGen/X86/f16c-schedule.ll | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/X86/f16c-schedule.ll b/llvm/test/CodeGen/X86/f16c-schedule.ll index 0c0f9d4b403..973f6453e7e 100644 --- a/llvm/test/CodeGen/X86/f16c-schedule.ll +++ b/llvm/test/CodeGen/X86/f16c-schedule.ll @@ -143,7 +143,7 @@ define <8 x i16> @test_vcvtps2ph_128(<4 x float> %a0, <4 x float> %a1, <4 x i16> ; BROADWELL-LABEL: test_vcvtps2ph_128: ; BROADWELL: # %bb.0: ; BROADWELL-NEXT: vcvtps2ph $0, %xmm0, %xmm0 # sched: [4:1.00] -; BROADWELL-NEXT: vcvtps2ph $0, %xmm1, (%rdi) # sched: [4:1.00] +; BROADWELL-NEXT: vcvtps2ph $0, %xmm1, (%rdi) # sched: [5:1.00] ; BROADWELL-NEXT: retq # sched: [7:1.00] ; ; SKYLAKE-LABEL: test_vcvtps2ph_128: @@ -196,7 +196,7 @@ define <8 x i16> @test_vcvtps2ph_256(<8 x float> %a0, <8 x float> %a1, <8 x i16> ; BROADWELL-LABEL: test_vcvtps2ph_256: ; BROADWELL: # %bb.0: ; BROADWELL-NEXT: vcvtps2ph $0, %ymm0, %xmm0 # sched: [6:1.00] -; BROADWELL-NEXT: vcvtps2ph $0, %ymm1, (%rdi) # sched: [4:1.00] +; BROADWELL-NEXT: vcvtps2ph $0, %ymm1, (%rdi) # sched: [7:1.00] ; BROADWELL-NEXT: vzeroupper # sched: [4:1.00] ; BROADWELL-NEXT: retq # sched: [7:1.00] ; |
