summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/regcall-no-plt.ll
diff options
context:
space:
mode:
authorOren Ben Simhon <oren.ben.simhon@intel.com>2017-05-04 07:22:49 +0000
committerOren Ben Simhon <oren.ben.simhon@intel.com>2017-05-04 07:22:49 +0000
commit51de0330eb838d9991dbadcc0b78921dc545ee04 (patch)
tree05737e5293ad2801b867fe774810aba71c7d7d22 /llvm/test/CodeGen/X86/regcall-no-plt.ll
parent0d5949e3669419b29c6388c08595009be4eafb10 (diff)
downloadbcm5719-llvm-51de0330eb838d9991dbadcc0b78921dc545ee04.tar.gz
bcm5719-llvm-51de0330eb838d9991dbadcc0b78921dc545ee04.zip
[X86] Disabling PLT in Regcall CC Functions
According to psABI, PLT stub clobbers XMM8-XMM15. In Regcall calling convention those registers are used for passing parameters. Thus we need to prevent lazy binding in Regcall. Differential Revision: https://reviews.llvm.org/D32430 llvm-svn: 302124
Diffstat (limited to 'llvm/test/CodeGen/X86/regcall-no-plt.ll')
-rw-r--r--llvm/test/CodeGen/X86/regcall-no-plt.ll44
1 files changed, 44 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/X86/regcall-no-plt.ll b/llvm/test/CodeGen/X86/regcall-no-plt.ll
new file mode 100644
index 00000000000..d525448b60c
--- /dev/null
+++ b/llvm/test/CodeGen/X86/regcall-no-plt.ll
@@ -0,0 +1,44 @@
+; RUN: llc -mtriple=x86_64-unknown-linux-gnu -relocation-model=pic < %s | FileCheck %s
+; RUN: llc -mtriple=x86_64-freebsd -relocation-model=pic < %s | FileCheck %s
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;; According to x86-64 psABI, xmm0-xmm7 can be used to pass function parameters.
+;; However regcall calling convention uses also xmm8-xmm15 to pass function
+;; parameters which violates x86-64 psABI.
+;; Detail info about it can be found at:
+;; https://sourceware.org/bugzilla/show_bug.cgi?id=21265
+;;
+;; We encounter the violation symptom when using PIC with lazy binding
+;; optimization.
+;; In that case the PLT mechanism as described in x86_64 psABI will
+;; not preserve xmm8-xmm15 registers and will lead to miscompilation.
+;;
+;; The agreed solution is to disable PLT for regcall calling convention for
+;; SystemV using ELF format.
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+
+declare void @lazy()
+declare x86_regcallcc void @regcall_not_lazy()
+
+; CHECK-LABEL: foo:
+; CHECK: callq lazy@PLT
+; CHECK: callq *regcall_not_lazy@GOTPCREL(%rip)
+define void @foo() nounwind {
+ call void @lazy()
+ call void @regcall_not_lazy()
+ ret void
+}
+
+; CHECK-LABEL: tail_call_regcall:
+; CHECK: jmpq *regcall_not_lazy@GOTPCREL(%rip)
+define void @tail_call_regcall() nounwind {
+ tail call void @regcall_not_lazy()
+ ret void
+}
+
+; CHECK-LABEL: tail_call_regular:
+; CHECK: jmp lazy
+define void @tail_call_regular() nounwind {
+ tail call void @lazy()
+ ret void
+}
OpenPOWER on IntegriCloud