summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/fp-trunc.ll
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2016-11-14 01:53:29 +0000
committerCraig Topper <craig.topper@gmail.com>2016-11-14 01:53:29 +0000
commitb8596e4d1d0fbbd14e1afc7bffb7b7d1cf63f83e (patch)
treed6cc7d27286f8e3310071c84d91d1ae9d14c03a0 /llvm/test/CodeGen/X86/fp-trunc.ll
parent353e59b6d6339052f3fbf71e793474211a86ed1f (diff)
downloadbcm5719-llvm-b8596e4d1d0fbbd14e1afc7bffb7b7d1cf63f83e.tar.gz
bcm5719-llvm-b8596e4d1d0fbbd14e1afc7bffb7b7d1cf63f83e.zip
[X86] Cleanup 'x' and 'y' mnemonic suffixes for vcvtpd2dq/vcvttpd2dq/vcvtpd2ps and similar instructions.
-Don't print the 'x' suffix for the 128-bit reg/mem VEX encoded instructions in Intel syntax. This is consistent with the EVEX versions. -Don't print the 'y' suffix for the 256-bit reg/reg VEX encoded instructions in Intel or AT&T syntax. This is consistent with the EVEX versions. -Allow the 'x' and 'y' suffixes to be used for the reg/mem forms when we're assembling using Intel syntax. -Allow the 'x' and 'y' suffixes on the reg/reg EVEX encoded instructions in Intel or AT&T syntax. This is consistent with what VEX was already allowing. This should fix at least some of PR28850. llvm-svn: 286787
Diffstat (limited to 'llvm/test/CodeGen/X86/fp-trunc.ll')
-rw-r--r--llvm/test/CodeGen/X86/fp-trunc.ll6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/test/CodeGen/X86/fp-trunc.ll b/llvm/test/CodeGen/X86/fp-trunc.ll
index b1ffd5a6530..2f700cd4cc7 100644
--- a/llvm/test/CodeGen/X86/fp-trunc.ll
+++ b/llvm/test/CodeGen/X86/fp-trunc.ll
@@ -50,7 +50,7 @@ define <4 x float> @test3(<4 x double> %x) nounwind {
;
; AVX-LABEL: test3:
; AVX: # BB#0:
-; AVX-NEXT: vcvtpd2psy %ymm0, %xmm0
+; AVX-NEXT: vcvtpd2ps %ymm0, %xmm0
; AVX-NEXT: vzeroupper
; AVX-NEXT: retl
%y = fptrunc <4 x double> %x to <4 x float>
@@ -72,8 +72,8 @@ define <8 x float> @test4(<8 x double> %x) nounwind {
;
; AVX-LABEL: test4:
; AVX: # BB#0:
-; AVX-NEXT: vcvtpd2psy %ymm0, %xmm0
-; AVX-NEXT: vcvtpd2psy %ymm1, %xmm1
+; AVX-NEXT: vcvtpd2ps %ymm0, %xmm0
+; AVX-NEXT: vcvtpd2ps %ymm1, %xmm1
; AVX-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
; AVX-NEXT: retl
%y = fptrunc <8 x double> %x to <8 x float>
OpenPOWER on IntegriCloud