diff options
| author | David Blaikie <dblaikie@gmail.com> | 2015-02-27 21:17:42 +0000 |
|---|---|---|
| committer | David Blaikie <dblaikie@gmail.com> | 2015-02-27 21:17:42 +0000 |
| commit | a79ac14fa68297f9888bc70a10df5ed9b8864e38 (patch) | |
| tree | 8d8217a8928e3ee599bdde405e2e178b3a55b645 /llvm/test/CodeGen/X86/complex-asm.ll | |
| parent | 83687fb9e654c9d0086e7f6b728c26fa0b729e71 (diff) | |
| download | bcm5719-llvm-a79ac14fa68297f9888bc70a10df5ed9b8864e38.tar.gz bcm5719-llvm-a79ac14fa68297f9888bc70a10df5ed9b8864e38.zip | |
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
llvm-svn: 230794
Diffstat (limited to 'llvm/test/CodeGen/X86/complex-asm.ll')
| -rw-r--r-- | llvm/test/CodeGen/X86/complex-asm.ll | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/X86/complex-asm.ll b/llvm/test/CodeGen/X86/complex-asm.ll index 8ceb47c8aa0..d7b5879309d 100644 --- a/llvm/test/CodeGen/X86/complex-asm.ll +++ b/llvm/test/CodeGen/X86/complex-asm.ll @@ -8,9 +8,9 @@ entry: %v = alloca %0, align 8 call void asm sideeffect "", "=*r,r,r,0,~{dirflag},~{fpsr},~{flags}"(%0* %v, i32 0, i32 1, i128 undef) nounwind %0 = getelementptr inbounds %0, %0* %v, i64 0, i32 0 - %1 = load i64* %0, align 8 + %1 = load i64, i64* %0, align 8 %2 = getelementptr inbounds %0, %0* %v, i64 0, i32 1 - %3 = load i64* %2, align 8 + %3 = load i64, i64* %2, align 8 %mrv4 = insertvalue %0 undef, i64 %1, 0 %mrv5 = insertvalue %0 %mrv4, i64 %3, 1 ret %0 %mrv5 |
