diff options
author | Michael Zuckerman <Michael.zuckerman@intel.com> | 2016-05-21 11:09:53 +0000 |
---|---|---|
committer | Michael Zuckerman <Michael.zuckerman@intel.com> | 2016-05-21 11:09:53 +0000 |
commit | 11b55b29d123adc5990e5880c6f442b475ea1f34 (patch) | |
tree | 275732a6bdd4ded82a959af89089af01fff55fd8 /llvm/test/CodeGen/X86/avx512-scalarIntrinsics.ll | |
parent | c13c59afa702bd2ed7804acb2672a8793eff41c7 (diff) | |
download | bcm5719-llvm-11b55b29d123adc5990e5880c6f442b475ea1f34.tar.gz bcm5719-llvm-11b55b29d123adc5990e5880c6f442b475ea1f34.zip |
[Clang][AVX512][intrinsics] Fix vscalef intrinsics.
Differential Revision: http://reviews.llvm.org/D20324
llvm-svn: 270321
Diffstat (limited to 'llvm/test/CodeGen/X86/avx512-scalarIntrinsics.ll')
-rw-r--r-- | llvm/test/CodeGen/X86/avx512-scalarIntrinsics.ll | 24 |
1 files changed, 24 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/X86/avx512-scalarIntrinsics.ll b/llvm/test/CodeGen/X86/avx512-scalarIntrinsics.ll new file mode 100644 index 00000000000..44b790be0c0 --- /dev/null +++ b/llvm/test/CodeGen/X86/avx512-scalarIntrinsics.ll @@ -0,0 +1,24 @@ +; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=skx | FileCheck %s +; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=knl | FileCheck %s + +declare <4 x float> @llvm.x86.avx512.mask.scalef.ss(<4 x float>, <4 x float>,<4 x float>, i8, i32) +define <4 x float>@test_int_x86_avx512_mask_scalef_ss(<4 x float> %x0, <4 x float> %x1, <4 x float> %x3, i8 %x4) { + ; CHECK-LABEL: test_int_x86_avx512_mask_scalef_ss: + ; CHECK: vscalefss %xmm1, %xmm0, %xmm2 {%k1} + ; CHECK: vscalefss {rn-sae}, %xmm1, %xmm0, %xmm0 + %res = call <4 x float> @llvm.x86.avx512.mask.scalef.ss(<4 x float> %x0, <4 x float> %x1, <4 x float> %x3, i8 %x4, i32 4) + %res1 = call <4 x float> @llvm.x86.avx512.mask.scalef.ss(<4 x float> %x0, <4 x float> %x1, <4 x float> %x3, i8 -1, i32 8) + %res2 = fadd <4 x float> %res, %res1 + ret <4 x float> %res2 +} + +declare <2 x double> @llvm.x86.avx512.mask.scalef.sd(<2 x double>, <2 x double>,<2 x double>, i8, i32) +define <2 x double>@test_int_x86_avx512_mask_scalef_sd(<2 x double> %x0, <2 x double> %x1, <2 x double> %x3, i8 %x4) { + ; CHECK-LABEL: test_int_x86_avx512_mask_scalef_sd: + ; CHECK: vscalefsd %xmm1, %xmm0, %xmm2 {%k1} + ; CHECK: vscalefsd {rn-sae}, %xmm1, %xmm0, %xmm0 + %res = call <2 x double> @llvm.x86.avx512.mask.scalef.sd(<2 x double> %x0, <2 x double> %x1, <2 x double> %x3, i8 %x4, i32 4) + %res1 = call <2 x double> @llvm.x86.avx512.mask.scalef.sd(<2 x double> %x0, <2 x double> %x1, <2 x double> %x3, i8 -1, i32 8) + %res2 = fadd <2 x double> %res, %res1 + ret <2 x double> %res2 +} |