summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Thumb/large-stack.ll
diff options
context:
space:
mode:
authorArtyom Skrobov <Artyom.Skrobov@arm.com>2015-12-08 19:59:01 +0000
committerArtyom Skrobov <Artyom.Skrobov@arm.com>2015-12-08 19:59:01 +0000
commit0a37b80bcb72da01942b7a82326b31f6fce4d2af (patch)
treed418057931189e00ba23ac4faf15929686890906 /llvm/test/CodeGen/Thumb/large-stack.ll
parent4604ece66bccc0b6dc6bd6c7145403ac543fa120 (diff)
downloadbcm5719-llvm-0a37b80bcb72da01942b7a82326b31f6fce4d2af.tar.gz
bcm5719-llvm-0a37b80bcb72da01942b7a82326b31f6fce4d2af.zip
Fix ARMv4T (Thumb1) epilogue generation
Summary: Before ARMv5T, Thumb1 code could not pop PC, as described at D14357 and D14986; so we need the special fixup in the epilogue. Reviewers: jroelofs, qcolombet Subscribers: aemerson, llvm-commits, rengolin Differential Revision: http://reviews.llvm.org/D15126 llvm-svn: 255047
Diffstat (limited to 'llvm/test/CodeGen/Thumb/large-stack.ll')
-rw-r--r--llvm/test/CodeGen/Thumb/large-stack.ll20
1 files changed, 10 insertions, 10 deletions
diff --git a/llvm/test/CodeGen/Thumb/large-stack.ll b/llvm/test/CodeGen/Thumb/large-stack.ll
index 0d534589ae0..c5d1044e9d6 100644
--- a/llvm/test/CodeGen/Thumb/large-stack.ll
+++ b/llvm/test/CodeGen/Thumb/large-stack.ll
@@ -32,10 +32,10 @@ define void @test100() {
; Smallest stack for which we use a constant pool
define void @test2() {
; CHECK-LABEL: test2:
-; CHECK: ldr r0,
-; CHECK: add sp, r0
-; EABI: ldr r0,
-; EABI: add sp, r0
+; CHECK: ldr [[TEMP:r[0-7]]],
+; CHECK: add sp, [[TEMP]]
+; EABI: ldr [[TEMP:r[0-7]]],
+; EABI: add sp, [[TEMP]]
; IOS: subs r4, r7, #4
; IOS: mov sp, r4
%tmp = alloca [ 1528 x i8 ] , align 4
@@ -44,12 +44,12 @@ define void @test2() {
define i32 @test3() {
; CHECK-LABEL: test3:
-; CHECK: ldr r1,
-; CHECK: add sp, r1
-; CHECK: ldr r1,
-; CHECK: add r1, sp
-; EABI: ldr r1,
-; EABI: add sp, r1
+; CHECK: ldr [[TEMP:r[0-7]]],
+; CHECK: add sp, [[TEMP]]
+; CHECK: ldr [[TEMP]],
+; CHECK: add [[TEMP]], sp
+; EABI: ldr [[TEMP:r[0-7]]],
+; EABI: add sp, [[TEMP]]
; IOS: subs r4, r7, #4
; IOS: mov sp, r4
%retval = alloca i32, align 4
OpenPOWER on IntegriCloud