diff options
| author | James Molloy <james.molloy@arm.com> | 2014-05-16 14:14:30 +0000 |
|---|---|---|
| committer | James Molloy <james.molloy@arm.com> | 2014-05-16 14:14:30 +0000 |
| commit | 556763d2efffe2ecbf8f7e4458f82dbadb1405ef (patch) | |
| tree | 4c8ded27107e2df3dc2a9a497c14c0295ba2f888 /llvm/test/CodeGen/Thumb/dyn-stackalloc.ll | |
| parent | 92a15078f141463fee01dabc9b1236bfcebc041e (diff) | |
| download | bcm5719-llvm-556763d2efffe2ecbf8f7e4458f82dbadb1405ef.tar.gz bcm5719-llvm-556763d2efffe2ecbf8f7e4458f82dbadb1405ef.zip | |
Fix the Load/Store optimization pass to work with Thumb1.
Patch by Moritz Roth!
llvm-svn: 208992
Diffstat (limited to 'llvm/test/CodeGen/Thumb/dyn-stackalloc.ll')
| -rw-r--r-- | llvm/test/CodeGen/Thumb/dyn-stackalloc.ll | 7 |
1 files changed, 4 insertions, 3 deletions
diff --git a/llvm/test/CodeGen/Thumb/dyn-stackalloc.ll b/llvm/test/CodeGen/Thumb/dyn-stackalloc.ll index 6c6de55347a..6bc39afe214 100644 --- a/llvm/test/CodeGen/Thumb/dyn-stackalloc.ll +++ b/llvm/test/CodeGen/Thumb/dyn-stackalloc.ll @@ -1,5 +1,5 @@ -; RUN: llc < %s -mtriple=thumb-apple-darwin -disable-cgp-branch-opts -disable-post-ra | FileCheck %s -; RUN: llc < %s -mtriple=thumb-apple-darwin -disable-cgp-branch-opts -disable-post-ra -regalloc=basic | FileCheck %s +; RUN: llc < %s -mtriple=thumb-apple-darwin -disable-cgp-branch-opts -disable-post-ra | FileCheck %s -check-prefix=CHECK -check-prefix=RA_GREEDY +; RUN: llc < %s -mtriple=thumb-apple-darwin -disable-cgp-branch-opts -disable-post-ra -regalloc=basic | FileCheck %s -check-prefix=CHECK -check-prefix=RA_BASIC %struct.state = type { i32, %struct.info*, float**, i32, i32, i32, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, i64, i64, i8* } %struct.info = type { i32, i32, i32, i32, i32, i32, i32, i8* } @@ -45,7 +45,8 @@ define void @t2(%struct.comment* %vc, i8* %tag, i8* %contents) { ; CHECK: sub sp, # ; CHECK: mov r[[R0:[0-9]+]], sp ; CHECK: str r{{[0-9+]}}, [r[[R0]] -; CHECK: str r{{[0-9+]}}, [r[[R0]] +; RA_GREEDY: str r{{[0-9+]}}, [r[[R0]] +; RA_BASIC: stm r[[R0]]! ; CHECK-NOT: ldr r0, [sp ; CHECK: mov r[[R1:[0-9]+]], sp ; CHECK: subs r[[R2:[0-9]+]], r[[R1]], r{{[0-9]+}} |
