diff options
| author | David Blaikie <dblaikie@gmail.com> | 2015-02-27 21:17:42 +0000 |
|---|---|---|
| committer | David Blaikie <dblaikie@gmail.com> | 2015-02-27 21:17:42 +0000 |
| commit | a79ac14fa68297f9888bc70a10df5ed9b8864e38 (patch) | |
| tree | 8d8217a8928e3ee599bdde405e2e178b3a55b645 /llvm/test/CodeGen/SystemZ/int-cmp-42.ll | |
| parent | 83687fb9e654c9d0086e7f6b728c26fa0b729e71 (diff) | |
| download | bcm5719-llvm-a79ac14fa68297f9888bc70a10df5ed9b8864e38.tar.gz bcm5719-llvm-a79ac14fa68297f9888bc70a10df5ed9b8864e38.zip | |
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
llvm-svn: 230794
Diffstat (limited to 'llvm/test/CodeGen/SystemZ/int-cmp-42.ll')
| -rw-r--r-- | llvm/test/CodeGen/SystemZ/int-cmp-42.ll | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/llvm/test/CodeGen/SystemZ/int-cmp-42.ll b/llvm/test/CodeGen/SystemZ/int-cmp-42.ll index 94ef0082c44..ca87b865ad1 100644 --- a/llvm/test/CodeGen/SystemZ/int-cmp-42.ll +++ b/llvm/test/CodeGen/SystemZ/int-cmp-42.ll @@ -13,7 +13,7 @@ define i64 @f1(i64 %src1) { ; CHECK-NEXT: jl ; CHECK: br %r14 entry: - %val = load i32 *@g + %val = load i32 , i32 *@g %src2 = zext i32 %val to i64 %cond = icmp ult i64 %src1, %src2 br i1 %cond, label %exit, label %mulb @@ -31,7 +31,7 @@ define i64 @f2(i64 %src1) { ; CHECK-NOT: clgfrl ; CHECK: br %r14 entry: - %val = load i32 *@g + %val = load i32 , i32 *@g %src2 = zext i32 %val to i64 %cond = icmp slt i64 %src1, %src2 br i1 %cond, label %exit, label %mulb @@ -50,7 +50,7 @@ define i64 @f3(i64 %src1) { ; CHECK-NEXT: je ; CHECK: br %r14 entry: - %val = load i32 *@g + %val = load i32 , i32 *@g %src2 = zext i32 %val to i64 %cond = icmp eq i64 %src1, %src2 br i1 %cond, label %exit, label %mulb @@ -69,7 +69,7 @@ define i64 @f4(i64 %src1) { ; CHECK-NEXT: jlh ; CHECK: br %r14 entry: - %val = load i32 *@g + %val = load i32 , i32 *@g %src2 = zext i32 %val to i64 %cond = icmp ne i64 %src1, %src2 br i1 %cond, label %exit, label %mulb @@ -89,7 +89,7 @@ define i64 @f5(i64 %src1) { ; CHECK-NEXT: jl ; CHECK: br %r14 entry: - %val = load i32 *@h, align 2 + %val = load i32 , i32 *@h, align 2 %src2 = zext i32 %val to i64 %cond = icmp ult i64 %src1, %src2 br i1 %cond, label %exit, label %mulb @@ -108,7 +108,7 @@ define i64 @f6(i64 %src2) { ; CHECK-NEXT: jh {{\.L.*}} ; CHECK: br %r14 entry: - %val = load i32 *@g + %val = load i32 , i32 *@g %src1 = zext i32 %val to i64 %cond = icmp ult i64 %src1, %src2 br i1 %cond, label %exit, label %mulb |
