summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/SystemZ/int-cmp-39.ll
diff options
context:
space:
mode:
authorUlrich Weigand <ulrich.weigand@de.ibm.com>2018-07-20 12:12:10 +0000
committerUlrich Weigand <ulrich.weigand@de.ibm.com>2018-07-20 12:12:10 +0000
commit9dd23b8433d59c516eac0feeef793a40f014cd08 (patch)
tree7d97d4a227ae4c02e8e09684029d3a2a994953c4 /llvm/test/CodeGen/SystemZ/int-cmp-39.ll
parent57743883f11662433c7fe13bf4d59f0fca0e2d33 (diff)
downloadbcm5719-llvm-9dd23b8433d59c516eac0feeef793a40f014cd08.tar.gz
bcm5719-llvm-9dd23b8433d59c516eac0feeef793a40f014cd08.zip
[SystemZ] Test case formatting fixes
Fix systematically wrong whitespace from a prior automated change. NFC. llvm-svn: 337542
Diffstat (limited to 'llvm/test/CodeGen/SystemZ/int-cmp-39.ll')
-rw-r--r--llvm/test/CodeGen/SystemZ/int-cmp-39.ll12
1 files changed, 6 insertions, 6 deletions
diff --git a/llvm/test/CodeGen/SystemZ/int-cmp-39.ll b/llvm/test/CodeGen/SystemZ/int-cmp-39.ll
index 2e38e4bb595..504aab816fc 100644
--- a/llvm/test/CodeGen/SystemZ/int-cmp-39.ll
+++ b/llvm/test/CodeGen/SystemZ/int-cmp-39.ll
@@ -13,7 +13,7 @@ define i64 @f1(i64 %src1) {
; CHECK-NEXT: blr %r14
; CHECK: br %r14
entry:
- %val = load i16 , i16 *@g
+ %val = load i16, i16 *@g
%src2 = sext i16 %val to i64
%cond = icmp slt i64 %src1, %src2
br i1 %cond, label %exit, label %mulb
@@ -31,7 +31,7 @@ define i64 @f2(i64 %src1) {
; CHECK-NOT: cghrl
; CHECK: br %r14
entry:
- %val = load i16 , i16 *@g
+ %val = load i16, i16 *@g
%src2 = sext i16 %val to i64
%cond = icmp ult i64 %src1, %src2
br i1 %cond, label %exit, label %mulb
@@ -50,7 +50,7 @@ define i64 @f3(i64 %src1) {
; CHECK-NEXT: ber %r14
; CHECK: br %r14
entry:
- %val = load i16 , i16 *@g
+ %val = load i16, i16 *@g
%src2 = sext i16 %val to i64
%cond = icmp eq i64 %src1, %src2
br i1 %cond, label %exit, label %mulb
@@ -69,7 +69,7 @@ define i64 @f4(i64 %src1) {
; CHECK-NEXT: blhr %r14
; CHECK: br %r14
entry:
- %val = load i16 , i16 *@g
+ %val = load i16, i16 *@g
%src2 = sext i16 %val to i64
%cond = icmp ne i64 %src1, %src2
br i1 %cond, label %exit, label %mulb
@@ -89,7 +89,7 @@ define i64 @f5(i64 %src1) {
; CHECK-NEXT: blr %r14
; CHECK: br %r14
entry:
- %val = load i16 , i16 *@h, align 1
+ %val = load i16, i16 *@h, align 1
%src2 = sext i16 %val to i64
%cond = icmp slt i64 %src1, %src2
br i1 %cond, label %exit, label %mulb
@@ -108,7 +108,7 @@ define i64 @f6(i64 %src2) {
; CHECK-NEXT: bhr %r14
; CHECK: br %r14
entry:
- %val = load i16 , i16 *@g
+ %val = load i16, i16 *@g
%src1 = sext i16 %val to i64
%cond = icmp slt i64 %src1, %src2
br i1 %cond, label %exit, label %mulb
OpenPOWER on IntegriCloud