summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/SystemZ/cmpxchg-01.ll
diff options
context:
space:
mode:
authorRichard Sandiford <rsandifo@linux.vnet.ibm.com>2013-07-11 08:59:12 +0000
committerRichard Sandiford <rsandifo@linux.vnet.ibm.com>2013-07-11 08:59:12 +0000
commit84f54a3bc9067cf9b48584d3da4e71049c490cac (patch)
tree10ea4c3bb4f265144293fc2918b51d04faa0ce48 /llvm/test/CodeGen/SystemZ/cmpxchg-01.ll
parentc8a53795ab3463d29950f25f6b91860ef43c502b (diff)
downloadbcm5719-llvm-84f54a3bc9067cf9b48584d3da4e71049c490cac.tar.gz
bcm5719-llvm-84f54a3bc9067cf9b48584d3da4e71049c490cac.zip
[SystemZ] Use zeroing form of RISBG for some AND sequences
RISBG can handle some ANDs for which no AND IMMEDIATE exists. It also acts as a three-operand AND for some cases where an AND IMMEDIATE could be used instead. It might be worth adding a pass to replace RISBG with AND IMMEDIATE in cases where the register operands end up being the same and where AND IMMEDIATE is smaller. llvm-svn: 186072
Diffstat (limited to 'llvm/test/CodeGen/SystemZ/cmpxchg-01.ll')
-rw-r--r--llvm/test/CodeGen/SystemZ/cmpxchg-01.ll8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/test/CodeGen/SystemZ/cmpxchg-01.ll b/llvm/test/CodeGen/SystemZ/cmpxchg-01.ll
index 03fabee1328..bbb0aabb07e 100644
--- a/llvm/test/CodeGen/SystemZ/cmpxchg-01.ll
+++ b/llvm/test/CodeGen/SystemZ/cmpxchg-01.ll
@@ -12,16 +12,16 @@
; which shift %r3 left so that %b is at the high end of the word).
define i8 @f1(i8 %dummy, i8 *%src, i8 %cmp, i8 %swap) {
; CHECK-MAIN: f1:
-; CHECK-MAIN: sllg [[SHIFT:%r[1-9]+]], %r3, 3
-; CHECK-MAIN: nill %r3, 65532
-; CHECK-MAIN: l [[OLD:%r[0-9]+]], 0(%r3)
+; CHECK-MAIN-DAG: sllg [[SHIFT:%r[1-9]+]], %r3, 3
+; CHECK-MAIN-DAG: risbg [[BASE:%r[1-9]+]], %r3, 0, 189, 0
+; CHECK-MAIN: l [[OLD:%r[0-9]+]], 0([[BASE]])
; CHECK-MAIN: [[LOOP:\.[^ ]*]]:
; CHECK-MAIN: rll %r2, [[OLD]], 8([[SHIFT]])
; CHECK-MAIN: risbg %r4, %r2, 32, 55, 0
; CHECK-MAIN: crjlh %r2, %r4, [[EXIT:\.[^ ]*]]
; CHECK-MAIN: risbg %r5, %r2, 32, 55, 0
; CHECK-MAIN: rll [[NEW:%r[0-9]+]], %r5, -8({{%r[1-9]+}})
-; CHECK-MAIN: cs [[OLD]], [[NEW]], 0(%r3)
+; CHECK-MAIN: cs [[OLD]], [[NEW]], 0([[BASE]])
; CHECK-MAIN: jlh [[LOOP]]
; CHECK-MAIN: [[EXIT]]:
; CHECK-MAIN-NOT: %r2
OpenPOWER on IntegriCloud