diff options
| author | Hal Finkel <hfinkel@anl.gov> | 2012-12-25 18:51:18 +0000 |
|---|---|---|
| committer | Hal Finkel <hfinkel@anl.gov> | 2012-12-25 18:51:18 +0000 |
| commit | 2ebe6d08cd50b0b7cbe2bb235047f152c0829fc9 (patch) | |
| tree | ab503831e52ed1f6282b6a83c4d3d22d2fca5b0d /llvm/test/CodeGen/PowerPC | |
| parent | 1b5ff08d43f0c9d2fe43623990c3cd9e764fb5b0 (diff) | |
| download | bcm5719-llvm-2ebe6d08cd50b0b7cbe2bb235047f152c0829fc9.tar.gz bcm5719-llvm-2ebe6d08cd50b0b7cbe2bb235047f152c0829fc9.zip | |
Loosen scheduling restrictions on the PPC dcbt intrinsic
As with the prefetch intrinsic to which it maps, simply have dcbt
marked as reading from and writing to its arguments instead of having
unmodeled side effects. While this might cause unwanted code motion
(because aliasing checks don't really capture cache-line sharing),
it is more important that prefetches in unrolled loops don't block
the scheduler from rearranging the unrolled loop body.
llvm-svn: 171073
Diffstat (limited to 'llvm/test/CodeGen/PowerPC')
| -rw-r--r-- | llvm/test/CodeGen/PowerPC/dcbt-sched.ll | 22 |
1 files changed, 22 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/PowerPC/dcbt-sched.ll b/llvm/test/CodeGen/PowerPC/dcbt-sched.ll new file mode 100644 index 00000000000..dfa1b75bd7d --- /dev/null +++ b/llvm/test/CodeGen/PowerPC/dcbt-sched.ll @@ -0,0 +1,22 @@ +target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v128:128:128-n32:64" +target triple = "powerpc64-unknown-linux-gnu" +; RUN: llc -mcpu=a2 -enable-misched -enable-aa-sched-mi < %s | FileCheck %s + +define i8 @test1(i8* noalias %a, i8* noalias %b, i8* noalias %c) nounwind { +entry: + %q = load i8* %b + call void @llvm.prefetch(i8* %a, i32 0, i32 3, i32 1) + %r = load i8* %c + %s = add i8 %q, %r + ret i8 %s +} + +declare void @llvm.prefetch(i8*, i32, i32, i32) + +; Test that we've moved the second load to before the dcbt to better +; hide its latency. +; CHECK: @test1 +; CHECK: lbz +; CHECK: lbz +; CHECK: dcbt + |
