summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/testCompareslllesi.ll
diff options
context:
space:
mode:
authorStefan Pintilie <stefanp@ca.ibm.com>2018-11-16 18:36:21 +0000
committerStefan Pintilie <stefanp@ca.ibm.com>2018-11-16 18:36:21 +0000
commit046eff502f3bf2c39f210c58d17e5fcf3c2f8229 (patch)
treeb2b451656b8d40d2195721ceeefc5946240e2016 /llvm/test/CodeGen/PowerPC/testCompareslllesi.ll
parent534618d78e0a7210515380ae33b06f8b6eac5a51 (diff)
downloadbcm5719-llvm-046eff502f3bf2c39f210c58d17e5fcf3c2f8229.tar.gz
bcm5719-llvm-046eff502f3bf2c39f210c58d17e5fcf3c2f8229.zip
[PowerPC] Make no-PIC default to match GCC - LLVM
Set -fno-PIC as the default option. Differential Revision: https://reviews.llvm.org/D53383 llvm-svn: 347069
Diffstat (limited to 'llvm/test/CodeGen/PowerPC/testCompareslllesi.ll')
-rw-r--r--llvm/test/CodeGen/PowerPC/testCompareslllesi.ll10
1 files changed, 4 insertions, 6 deletions
diff --git a/llvm/test/CodeGen/PowerPC/testCompareslllesi.ll b/llvm/test/CodeGen/PowerPC/testCompareslllesi.ll
index e04641d608e..9c7608efd62 100644
--- a/llvm/test/CodeGen/PowerPC/testCompareslllesi.ll
+++ b/llvm/test/CodeGen/PowerPC/testCompareslllesi.ll
@@ -37,12 +37,11 @@ entry:
define void @test_lllesi_store(i32 signext %a, i32 signext %b) {
; CHECK-LABEL: test_lllesi_store:
; CHECK: # %bb.0: # %entry
-; CHECK-NEXT: addis r5, r2, .LC0@toc@ha
; CHECK-NEXT: sub r3, r4, r3
-; CHECK-NEXT: ld r4, .LC0@toc@l(r5)
+; CHECK-NEXT: addis r5, r2, glob@toc@ha
; CHECK-NEXT: rldicl r3, r3, 1, 63
; CHECK-NEXT: xori r3, r3, 1
-; CHECK-NEXT: stw r3, 0(r4)
+; CHECK-NEXT: stw r3, glob@toc@l(r5)
; CHECK-NEXT: blr
entry:
%cmp = icmp sle i32 %a, %b
@@ -54,12 +53,11 @@ entry:
define void @test_lllesi_sext_store(i32 signext %a, i32 signext %b) {
; CHECK-LABEL: test_lllesi_sext_store:
; CHECK: # %bb.0: # %entry
-; CHECK-NEXT: addis r5, r2, .LC0@toc@ha
; CHECK-NEXT: sub r3, r4, r3
-; CHECK-NEXT: ld r4, .LC0@toc@l(r5)
+; CHECK-NEXT: addis r5, r2, glob@toc@ha
; CHECK-NEXT: rldicl r3, r3, 1, 63
; CHECK-NEXT: addi r3, r3, -1
-; CHECK-NEXT: stw r3, 0(r4)
+; CHECK-NEXT: stw r3, glob@toc@l(r5)
; CHECK-NEXT: blr
entry:
%cmp = icmp sle i32 %a, %b
OpenPOWER on IntegriCloud