summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
diff options
context:
space:
mode:
authorStefan Pintilie <stefanp@ca.ibm.com>2018-07-04 18:54:25 +0000
committerStefan Pintilie <stefanp@ca.ibm.com>2018-07-04 18:54:25 +0000
commitcb4f0c5c07af1ce096c1609bd6576a0aee57700a (patch)
tree5123514d4ab99e117e3c0103b558b31551332f7f /llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
parentbea19a9493b7286a0c79a8be2b788bed8cb4cfa9 (diff)
downloadbcm5719-llvm-cb4f0c5c07af1ce096c1609bd6576a0aee57700a.tar.gz
bcm5719-llvm-cb4f0c5c07af1ce096c1609bd6576a0aee57700a.zip
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
We want to run the Machine Scheduler instead of the List Scheduler after RA. Checked with a performance run on a Power 9 machine with SPEC 2006 and while some benchmarks improved and others degraded the geomean was slightly improved with the Machine Scheduler. Differential Revision: https://reviews.llvm.org/D45265 llvm-svn: 336295
Diffstat (limited to 'llvm/test/CodeGen/PowerPC/testComparesieqsc.ll')
-rw-r--r--llvm/test/CodeGen/PowerPC/testComparesieqsc.ll6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll b/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
index aa0211ebb65..513caa30bc6 100644
--- a/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
+++ b/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
@@ -71,10 +71,10 @@ define void @test_ieqsc_store(i8 signext %a, i8 signext %b) {
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: addis r5, r2, .LC0@toc@ha
; CHECK-NEXT: xor r3, r3, r4
-; CHECK-NEXT: ld r12, .LC0@toc@l(r5)
+; CHECK-NEXT: ld r4, .LC0@toc@l(r5)
; CHECK-NEXT: cntlzw r3, r3
; CHECK-NEXT: srwi r3, r3, 5
-; CHECK-NEXT: stb r3, 0(r12)
+; CHECK-NEXT: stb r3, 0(r4)
; CHECK-NEXT: blr
entry:
%cmp = icmp eq i8 %a, %b
@@ -87,8 +87,8 @@ entry:
define void @test_ieqsc_sext_store(i8 signext %a, i8 signext %b) {
; CHECK-LABEL: test_ieqsc_sext_store:
; CHECK: # %bb.0: # %entry
-; CHECK-NEXT: xor r3, r3, r4
; CHECK-NEXT: addis r5, r2, .LC0@toc@ha
+; CHECK-NEXT: xor r3, r3, r4
; CHECK-NEXT: cntlzw r3, r3
; CHECK-NEXT: ld r4, .LC0@toc@l(r5)
; CHECK-NEXT: srwi r3, r3, 5
OpenPOWER on IntegriCloud