summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
diff options
context:
space:
mode:
authorStefan Pintilie <stefanp@ca.ibm.com>2018-11-16 18:36:21 +0000
committerStefan Pintilie <stefanp@ca.ibm.com>2018-11-16 18:36:21 +0000
commit046eff502f3bf2c39f210c58d17e5fcf3c2f8229 (patch)
treeb2b451656b8d40d2195721ceeefc5946240e2016 /llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
parent534618d78e0a7210515380ae33b06f8b6eac5a51 (diff)
downloadbcm5719-llvm-046eff502f3bf2c39f210c58d17e5fcf3c2f8229.tar.gz
bcm5719-llvm-046eff502f3bf2c39f210c58d17e5fcf3c2f8229.zip
[PowerPC] Make no-PIC default to match GCC - LLVM
Set -fno-PIC as the default option. Differential Revision: https://reviews.llvm.org/D53383 llvm-svn: 347069
Diffstat (limited to 'llvm/test/CodeGen/PowerPC/testComparesieqsc.ll')
-rw-r--r--llvm/test/CodeGen/PowerPC/testComparesieqsc.ll20
1 files changed, 8 insertions, 12 deletions
diff --git a/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll b/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
index 513caa30bc6..76958d724de 100644
--- a/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
+++ b/llvm/test/CodeGen/PowerPC/testComparesieqsc.ll
@@ -69,12 +69,11 @@ entry:
define void @test_ieqsc_store(i8 signext %a, i8 signext %b) {
; CHECK-LABEL: test_ieqsc_store:
; CHECK: # %bb.0: # %entry
-; CHECK-NEXT: addis r5, r2, .LC0@toc@ha
; CHECK-NEXT: xor r3, r3, r4
-; CHECK-NEXT: ld r4, .LC0@toc@l(r5)
+; CHECK-NEXT: addis r5, r2, glob@toc@ha
; CHECK-NEXT: cntlzw r3, r3
; CHECK-NEXT: srwi r3, r3, 5
-; CHECK-NEXT: stb r3, 0(r4)
+; CHECK-NEXT: stb r3, glob@toc@l(r5)
; CHECK-NEXT: blr
entry:
%cmp = icmp eq i8 %a, %b
@@ -87,13 +86,12 @@ entry:
define void @test_ieqsc_sext_store(i8 signext %a, i8 signext %b) {
; CHECK-LABEL: test_ieqsc_sext_store:
; CHECK: # %bb.0: # %entry
-; CHECK-NEXT: addis r5, r2, .LC0@toc@ha
; CHECK-NEXT: xor r3, r3, r4
+; CHECK-NEXT: addis r5, r2, glob@toc@ha
; CHECK-NEXT: cntlzw r3, r3
-; CHECK-NEXT: ld r4, .LC0@toc@l(r5)
; CHECK-NEXT: srwi r3, r3, 5
; CHECK-NEXT: neg r3, r3
-; CHECK-NEXT: stb r3, 0(r4)
+; CHECK-NEXT: stb r3, glob@toc@l(r5)
; CHECK-NEXT: blr
entry:
%cmp = icmp eq i8 %a, %b
@@ -106,11 +104,10 @@ entry:
define void @test_ieqsc_z_store(i8 signext %a) {
; CHECK-LABEL: test_ieqsc_z_store:
; CHECK: # %bb.0: # %entry
-; CHECK-NEXT: addis r4, r2, .LC0@toc@ha
; CHECK-NEXT: cntlzw r3, r3
-; CHECK-NEXT: ld r4, .LC0@toc@l(r4)
+; CHECK-NEXT: addis r4, r2, glob@toc@ha
; CHECK-NEXT: srwi r3, r3, 5
-; CHECK-NEXT: stb r3, 0(r4)
+; CHECK-NEXT: stb r3, glob@toc@l(r4)
; CHECK-NEXT: blr
entry:
%cmp = icmp eq i8 %a, 0
@@ -123,12 +120,11 @@ entry:
define void @test_ieqsc_sext_z_store(i8 signext %a) {
; CHECK-LABEL: test_ieqsc_sext_z_store:
; CHECK: # %bb.0: # %entry
-; CHECK-NEXT: addis r4, r2, .LC0@toc@ha
; CHECK-NEXT: cntlzw r3, r3
-; CHECK-NEXT: ld r4, .LC0@toc@l(r4)
+; CHECK-NEXT: addis r4, r2, glob@toc@ha
; CHECK-NEXT: srwi r3, r3, 5
; CHECK-NEXT: neg r3, r3
-; CHECK-NEXT: stb r3, 0(r4)
+; CHECK-NEXT: stb r3, glob@toc@l(r4)
; CHECK-NEXT: blr
entry:
%cmp = icmp eq i8 %a, 0
OpenPOWER on IntegriCloud