summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/p8-isel-sched.ll
diff options
context:
space:
mode:
authorTony Jiang <jtony@ca.ibm.com>2017-01-16 15:01:07 +0000
committerTony Jiang <jtony@ca.ibm.com>2017-01-16 15:01:07 +0000
commit8da139a9fd06dbee54cccc452860e42e847501bc (patch)
treeb8e7fa84a96758ab81f8b84bc377b21d319daba7 /llvm/test/CodeGen/PowerPC/p8-isel-sched.ll
parent3e91519a1c21ac9343483ff2a3294ee2f5cd7142 (diff)
downloadbcm5719-llvm-8da139a9fd06dbee54cccc452860e42e847501bc.tar.gz
bcm5719-llvm-8da139a9fd06dbee54cccc452860e42e847501bc.zip
Revert "[PowerPC] Expand ISEL instruction into if-then-else sequence."
This reverts commit 1d0e0374438ca6e153844c683826ba9b82486bb1. llvm-svn: 292131
Diffstat (limited to 'llvm/test/CodeGen/PowerPC/p8-isel-sched.ll')
-rw-r--r--llvm/test/CodeGen/PowerPC/p8-isel-sched.ll13
1 files changed, 1 insertions, 12 deletions
diff --git a/llvm/test/CodeGen/PowerPC/p8-isel-sched.ll b/llvm/test/CodeGen/PowerPC/p8-isel-sched.ll
index b45a123f027..6fa5616dd42 100644
--- a/llvm/test/CodeGen/PowerPC/p8-isel-sched.ll
+++ b/llvm/test/CodeGen/PowerPC/p8-isel-sched.ll
@@ -1,5 +1,4 @@
; RUN: llc -verify-machineinstrs -mcpu=pwr8 < %s | FileCheck %s
-; RUN: llc -verify-machineinstrs -mcpu=pwr8 -ppc-gen-isel=false < %s | FileCheck --check-prefix=CHECK-NO-ISEL %s
target datalayout = "E-m:e-i64:64-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
@@ -25,20 +24,10 @@ entry:
; Make sure that we don't schedule all of the isels together, they should be
; intermixed with the adds because each isel starts a new dispatch group.
; CHECK-LABEL: @foo
-; CHECK-NO-ISEL-LABEL: @foo
; CHECK: isel
-; CHECK-NO-ISEL: bc 12, 2, [[TRUE:.LBB[0-9]+]]
-; CHECK-NO-ISEL: ori 7, 12, 0
-; CHECK-NO-ISEL-NEXT: b [[SUCCESSOR:.LBB[0-9]+]]
-; CHECK-NO-ISEL: [[TRUE]]
-; CHECK-NO-ISEL-NEXT: addi 7, 11, 0
; CHECK: addi
; CHECK: isel
-; CHECK-NO-ISEL: bc 12, 2, [[TRUE:.LBB[0-9]+]]
-; CHECK-NO-ISEL: ori 10, 11, 0
-; CHECK-NO-ISEL-NEXT: b [[SUCCESSOR:.LBB[0-9]+]]
-; CHECK-NO-ISEL: [[TRUE]]
-; CHECK-NO-ISEL-NEXT: addi 10, 12, 0
; CHECK: blr
attributes #0 = { nounwind }
+
OpenPOWER on IntegriCloud