diff options
| author | Matthias Braun <matze@braunis.de> | 2017-08-01 22:20:41 +0000 |
|---|---|---|
| committer | Matthias Braun <matze@braunis.de> | 2017-08-01 22:20:41 +0000 |
| commit | e2d2ce9ff1fabe751d3990af4bfa82cbf4998d41 (patch) | |
| tree | 32bbbce13ccf266a0b2a3f9a8ea604f9811f786f /llvm/test/CodeGen/PowerPC/mem-rr-addr-mode.ll | |
| parent | fd350896890b904968d2c65c289c211bcdda0238 (diff) | |
| download | bcm5719-llvm-e2d2ce9ff1fabe751d3990af4bfa82cbf4998d41.tar.gz bcm5719-llvm-e2d2ce9ff1fabe751d3990af4bfa82cbf4998d41.zip | |
PowerPC: Do not use llc -march in tests.
`llc -march` is problematic because it only switches the target
architecture, but leaves the operating system unchanged. This
occasionally leads to indeterministic tests because the OS from
LLVM_DEFAULT_TARGET_TRIPLE is used.
However we can simply always use `llc -mtriple` instead. This changes
all the tests to do this to avoid people using -march when they copy and
paste parts of tests.
This patch:
- Removes -march if the .ll file already has a matching `target triple`
directive or -mtriple argument.
- In all other cases changes -march=ppc32/-march=ppc64 to
-mtriple=ppc32--/-mtriple=ppc64--
See also the discussion in https://reviews.llvm.org/D35287
llvm-svn: 309754
Diffstat (limited to 'llvm/test/CodeGen/PowerPC/mem-rr-addr-mode.ll')
| -rw-r--r-- | llvm/test/CodeGen/PowerPC/mem-rr-addr-mode.ll | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/PowerPC/mem-rr-addr-mode.ll b/llvm/test/CodeGen/PowerPC/mem-rr-addr-mode.ll index 26c3cc881b3..e8c12cc36bd 100644 --- a/llvm/test/CodeGen/PowerPC/mem-rr-addr-mode.ll +++ b/llvm/test/CodeGen/PowerPC/mem-rr-addr-mode.ll @@ -1,5 +1,5 @@ -; RUN: llc -verify-machineinstrs < %s -march=ppc32 -mcpu=g5 | grep li.*16 -; RUN: llc -verify-machineinstrs < %s -march=ppc32 -mcpu=g5 | not grep addi +; RUN: llc -verify-machineinstrs < %s -mtriple=ppc32-- -mcpu=g5 | grep li.*16 +; RUN: llc -verify-machineinstrs < %s -mtriple=ppc32-- -mcpu=g5 | not grep addi ; Codegen lvx (R+16) as t = li 16, lvx t,R ; This shares the 16 between the two loads. |
