summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/fp-int-conversions-direct-moves.ll
diff options
context:
space:
mode:
authorNemanja Ivanovic <nemanja.i.ibm@gmail.com>2017-03-15 16:04:53 +0000
committerNemanja Ivanovic <nemanja.i.ibm@gmail.com>2017-03-15 16:04:53 +0000
commitffcf0fb1ccc25f819f17742f67e798cab66cc173 (patch)
tree13f81f0982e043d72fa8c9301bacfaf2d1b23d39 /llvm/test/CodeGen/PowerPC/fp-int-conversions-direct-moves.ll
parent503206c5679289f2111ce30e17f3c2f044652584 (diff)
downloadbcm5719-llvm-ffcf0fb1ccc25f819f17742f67e798cab66cc173.tar.gz
bcm5719-llvm-ffcf0fb1ccc25f819f17742f67e798cab66cc173.zip
[PowerPC][Altivec] Add mfvrd and mffprd extended mnemonic
mfvrd and mffprd are both alias to mfvrsd. This patch enables correct parsing of the aliases, but we still emit a mfvrsd. Committing on behalf of brunoalr (Bruno Rosa). Differential Revision: https://reviews.llvm.org/D29177 llvm-svn: 297849
Diffstat (limited to 'llvm/test/CodeGen/PowerPC/fp-int-conversions-direct-moves.ll')
-rw-r--r--llvm/test/CodeGen/PowerPC/fp-int-conversions-direct-moves.ll8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/test/CodeGen/PowerPC/fp-int-conversions-direct-moves.ll b/llvm/test/CodeGen/PowerPC/fp-int-conversions-direct-moves.ll
index 9b8fd409579..955b1f27ca2 100644
--- a/llvm/test/CodeGen/PowerPC/fp-int-conversions-direct-moves.ll
+++ b/llvm/test/CodeGen/PowerPC/fp-int-conversions-direct-moves.ll
@@ -323,7 +323,7 @@ entry:
ret i64 %conv
; CHECK-LABEL: @_Z7testllff
; CHECK: xscvdpsxds [[CONVREG13:[0-9]+]], 1
-; CHECK: mfvsrd 3, [[CONVREG13]]
+; CHECK: mffprd 3, [[CONVREG13]]
}
; Function Attrs: nounwind
@@ -349,7 +349,7 @@ entry:
ret i64 %conv
; CHECK-LABEL: @_Z7testlldd
; CHECK: xscvdpsxds [[CONVREG14:[0-9]+]], 1
-; CHECK: mfvsrd 3, [[CONVREG14]]
+; CHECK: mffprd 3, [[CONVREG14]]
}
; Function Attrs: nounwind
@@ -375,7 +375,7 @@ entry:
ret i64 %conv
; CHECK-LABEL: @_Z8testullff
; CHECK: xscvdpuxds [[CONVREG15:[0-9]+]], 1
-; CHECK: mfvsrd 3, [[CONVREG15]]
+; CHECK: mffprd 3, [[CONVREG15]]
}
; Function Attrs: nounwind
@@ -401,7 +401,7 @@ entry:
ret i64 %conv
; CHECK-LABEL: @_Z8testulldd
; CHECK: xscvdpuxds [[CONVREG16:[0-9]+]], 1
-; CHECK: mfvsrd 3, [[CONVREG16]]
+; CHECK: mffprd 3, [[CONVREG16]]
}
; Function Attrs: nounwind
OpenPOWER on IntegriCloud