summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Mips
diff options
context:
space:
mode:
authorAnton Afanasyev <anton.a.afanasyev@gmail.com>2019-05-03 12:36:22 +0000
committerAnton Afanasyev <anton.a.afanasyev@gmail.com>2019-05-03 12:36:22 +0000
commit6d08b8dbaef2a6795d76b617a88070ec9c815a2e (patch)
tree8a4c0fd51feaff089786f22dd7f2fa516b785e70 /llvm/test/CodeGen/Mips
parent50c3e8cb4062aa0450db1fc8886855ad5caea2b1 (diff)
downloadbcm5719-llvm-6d08b8dbaef2a6795d76b617a88070ec9c815a2e.tar.gz
bcm5719-llvm-6d08b8dbaef2a6795d76b617a88070ec9c815a2e.zip
Revert "[MIR] Add simple PRE pass to MachineCSE"
This reverts commit 9c20156de39b377190d7a91783d61877b303fe35. It breaks stage 2 of clang-ppc64be-linux-multistage. llvm-svn: 359875
Diffstat (limited to 'llvm/test/CodeGen/Mips')
-rw-r--r--llvm/test/CodeGen/Mips/internalfunc.ll3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/Mips/internalfunc.ll b/llvm/test/CodeGen/Mips/internalfunc.ll
index 1816a70df01..b6b1c96c5f3 100644
--- a/llvm/test/CodeGen/Mips/internalfunc.ll
+++ b/llvm/test/CodeGen/Mips/internalfunc.ll
@@ -27,7 +27,8 @@ if.then: ; preds = %entry
if.end: ; preds = %entry, %if.then
; CHECK: lw $[[R2:[0-9]+]], %got(sf2)
; CHECK: addiu ${{[0-9]+}}, $[[R2]], %lo(sf2)
-; CHECK: sw ${{[0-9]+}}, %lo(caller.sf1)($[[R1]])
+; CHECK: lw $[[R3:[0-9]+]], %got(caller.sf1)
+; CHECK: sw ${{[0-9]+}}, %lo(caller.sf1)($[[R3]])
%tobool3 = icmp ne i32 %a0, 0
%tmp4 = load void (...)*, void (...)** @gf1, align 4
%cond = select i1 %tobool3, void (...)* %tmp4, void (...)* bitcast (void ()* @sf2 to void (...)*)
OpenPOWER on IntegriCloud