diff options
| author | Hrvoje Varga <Hrvoje.Varga@imgtec.com> | 2016-07-22 07:18:33 +0000 |
|---|---|---|
| committer | Hrvoje Varga <Hrvoje.Varga@imgtec.com> | 2016-07-22 07:18:33 +0000 |
| commit | 2db00ce4b6893fc58a31e33aa9e771c3e206b2fc (patch) | |
| tree | 4994401651a50fea4a9b4bf314a16d96813d0800 /llvm/test/CodeGen/Mips/seteqz.ll | |
| parent | 74dc3cb431b438348c0c77b2c70029fc966f60b9 (diff) | |
| download | bcm5719-llvm-2db00ce4b6893fc58a31e33aa9e771c3e206b2fc.tar.gz bcm5719-llvm-2db00ce4b6893fc58a31e33aa9e771c3e206b2fc.zip | |
[mips][microMIPS] Implement SLT, SLTI, SLTIU, SLTU microMIPS32r6 instructions
Differential Revision: https://reviews.llvm.org/D19906
llvm-svn: 276397
Diffstat (limited to 'llvm/test/CodeGen/Mips/seteqz.ll')
| -rw-r--r-- | llvm/test/CodeGen/Mips/seteqz.ll | 13 |
1 files changed, 8 insertions, 5 deletions
diff --git a/llvm/test/CodeGen/Mips/seteqz.ll b/llvm/test/CodeGen/Mips/seteqz.ll index 368e85ce886..e6111453c25 100644 --- a/llvm/test/CodeGen/Mips/seteqz.ll +++ b/llvm/test/CodeGen/Mips/seteqz.ll @@ -1,4 +1,5 @@ ; RUN: llc -march=mipsel -mattr=mips16 -relocation-model=pic -O3 < %s | FileCheck %s -check-prefix=16 +; RUN: llc -march=mips -mcpu=mips32r6 -mattr=micromips -relocation-model=pic -O3 < %s | FileCheck %s -check-prefix=MMR6 @i = global i32 0, align 4 @j = global i32 99, align 4 @@ -11,14 +12,16 @@ entry: %cmp = icmp eq i32 %0, 0 %conv = zext i1 %cmp to i32 store i32 %conv, i32* @r1, align 4 -; 16: sltiu ${{[0-9]+}}, 1 -; 16: move ${{[0-9]+}}, $24 +; 16: sltiu ${{[0-9]+}}, 1 +; MMR6: sltiu ${{[0-9]+}}, ${{[0-9]+}}, 1 +; 16: move ${{[0-9]+}}, $24 %1 = load i32, i32* @j, align 4 %cmp1 = icmp eq i32 %1, 99 %conv2 = zext i1 %cmp1 to i32 store i32 %conv2, i32* @r2, align 4 -; 16: xor $[[REGISTER:[0-9A-Ba-b_]+]], ${{[0-9]+}} -; 16: sltiu $[[REGISTER:[0-9A-Ba-b_]+]], 1 -; 16: move ${{[0-9]+}}, $24 +; 16: xor $[[REGISTER:[0-9A-Ba-b_]+]], ${{[0-9]+}} +; 16: sltiu $[[REGISTER:[0-9A-Ba-b_]+]], 1 +; MMR6: sltiu ${{[0-9]+}}, ${{[0-9]+}}, 1 +; 16: move ${{[0-9]+}}, $24 ret void } |
