summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Mips/llvm-ir/ashr.ll
diff options
context:
space:
mode:
authorDaniel Sanders <daniel.sanders@imgtec.com>2015-05-20 13:16:42 +0000
committerDaniel Sanders <daniel.sanders@imgtec.com>2015-05-20 13:16:42 +0000
commitb718eca643df13010e3369a15899cb9adad432ec (patch)
tree854a275ecdd5a8e6c3e0ab448399ab2e0ee1e2c4 /llvm/test/CodeGen/Mips/llvm-ir/ashr.ll
parentd7589ffe1d9319e1ff36bee1b6d61b44aabbba09 (diff)
downloadbcm5719-llvm-b718eca643df13010e3369a15899cb9adad432ec.tar.gz
bcm5719-llvm-b718eca643df13010e3369a15899cb9adad432ec.zip
[mips] The naming convention for private labels is ABI dependant.
Summary: For N32/N64, private labels begin with '.L' but for O32 they begin with '$'. MCAsmInfo now has an initializer function which can be used to provide information from the TargetMachine to control the assembly syntax. Reviewers: vkalintiris Reviewed By: vkalintiris Subscribers: jfb, sandeep, llvm-commits, rafael Differential Revision: http://reviews.llvm.org/D9821 llvm-svn: 237789
Diffstat (limited to 'llvm/test/CodeGen/Mips/llvm-ir/ashr.ll')
-rw-r--r--llvm/test/CodeGen/Mips/llvm-ir/ashr.ll16
1 files changed, 8 insertions, 8 deletions
diff --git a/llvm/test/CodeGen/Mips/llvm-ir/ashr.ll b/llvm/test/CodeGen/Mips/llvm-ir/ashr.ll
index cad4a39d774..6c6e7cd5076 100644
--- a/llvm/test/CodeGen/Mips/llvm-ir/ashr.ll
+++ b/llvm/test/CodeGen/Mips/llvm-ir/ashr.ll
@@ -88,18 +88,18 @@ entry:
; M2: srav $[[T0:[0-9]+]], $4, $7
; M2: andi $[[T1:[0-9]+]], $7, 32
- ; M2: bnez $[[T1]], $[[BB0:BB[0-9_]+]]
+ ; M2: bnez $[[T1]], [[BB0:(\$|.L)BB[0-9_]+]]
; M2: move $3, $[[T0]]
; M2: srlv $[[T2:[0-9]+]], $5, $7
; M2: not $[[T3:[0-9]+]], $7
; M2: sll $[[T4:[0-9]+]], $4, 1
; M2: sllv $[[T5:[0-9]+]], $[[T4]], $[[T3]]
; M2: or $3, $[[T3]], $[[T2]]
- ; M2: $[[BB0]]:
- ; M2: beqz $[[T1]], $[[BB1:BB[0-9_]+]]
+ ; M2: [[BB0]]:
+ ; M2: beqz $[[T1]], [[BB1:(\$|.L)BB[0-9_]+]]
; M2: nop
; M2: sra $2, $4, 31
- ; M2: $[[BB1]]:
+ ; M2: [[BB1]]:
; M2: jr $ra
; M2: nop
@@ -146,18 +146,18 @@ entry:
; M3: sll $[[T0:[0-9]+]], $7, 0
; M3: dsrav $[[T1:[0-9]+]], $4, $7
; M3: andi $[[T2:[0-9]+]], $[[T0]], 64
- ; M3: bnez $[[T3:[0-9]+]], $[[BB0:BB[0-9_]+]]
+ ; M3: bnez $[[T3:[0-9]+]], [[BB0:(\$|.L)BB[0-9_]+]]
; M3: move $3, $[[T1]]
; M3: dsrlv $[[T4:[0-9]+]], $5, $7
; M3: dsll $[[T5:[0-9]+]], $4, 1
; M3: not $[[T6:[0-9]+]], $[[T0]]
; M3: dsllv $[[T7:[0-9]+]], $[[T5]], $[[T6]]
; M3: or $3, $[[T7]], $[[T4]]
- ; M3: $[[BB0]]:
- ; M3: beqz $[[T3]], $[[BB1:BB[0-9_]+]]
+ ; M3: [[BB0]]:
+ ; M3: beqz $[[T3]], [[BB1:(\$|.L)BB[0-9_]+]]
; M3: nop
; M3: dsra $2, $4, 63
- ; M3: $[[BB1]]:
+ ; M3: [[BB1]]:
; M3: jr $ra
; M3: nop
OpenPOWER on IntegriCloud