summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Mips/global-pointer-reg.ll
diff options
context:
space:
mode:
authorAkira Hatanaka <ahatanaka@mips.com>2012-05-12 00:48:43 +0000
committerAkira Hatanaka <ahatanaka@mips.com>2012-05-12 00:48:43 +0000
commit8f3573034b4950d26b4222fa909c288e7f2c38c0 (patch)
tree2f128a7e92aa429d39b23f79b572d19bb80ad938 /llvm/test/CodeGen/Mips/global-pointer-reg.ll
parent10702d5f2225ec8da11cd1ef687f0bf958b53ba0 (diff)
downloadbcm5719-llvm-8f3573034b4950d26b4222fa909c288e7f2c38c0.tar.gz
bcm5719-llvm-8f3573034b4950d26b4222fa909c288e7f2c38c0.zip
Make the following changes in MipsAsmPrinter.cpp:
- Remove code which lowers pseudo SETGP01. - Fix LowerSETGP01. The first two of the three instructions that are emitted to initialize the global pointer register now use register $2. - Stop emitting .cpload directive. llvm-svn: 156689
Diffstat (limited to 'llvm/test/CodeGen/Mips/global-pointer-reg.ll')
-rw-r--r--llvm/test/CodeGen/Mips/global-pointer-reg.ll4
1 files changed, 3 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/Mips/global-pointer-reg.ll b/llvm/test/CodeGen/Mips/global-pointer-reg.ll
index 174d1f9cbe9..1c0eb01b67c 100644
--- a/llvm/test/CodeGen/Mips/global-pointer-reg.ll
+++ b/llvm/test/CodeGen/Mips/global-pointer-reg.ll
@@ -1,4 +1,6 @@
-; RUN: llc < %s -march=mipsel -mips-fix-global-base-reg=false | FileCheck %s
+; DISABLED: llc < %s -march=mipsel -mips-fix-global-base-reg=false | FileCheck %s
+; RUN: false
+; XFAIL: *
@g0 = external global i32
@g1 = external global i32
OpenPOWER on IntegriCloud