summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Hexagon
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2016-04-19 21:36:24 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2016-04-19 21:36:24 +0000
commit3af70c126d2740e8df9ed2746b73c7d7c700dbc5 (patch)
tree51c010d2b49f983e7f8f359232c97b9cd212a655 /llvm/test/CodeGen/Hexagon
parente83514a546f4745f6f40f0f8f3c62b2256e634e6 (diff)
downloadbcm5719-llvm-3af70c126d2740e8df9ed2746b73c7d7c700dbc5.tar.gz
bcm5719-llvm-3af70c126d2740e8df9ed2746b73c7d7c700dbc5.zip
[Hexagon] Fix operand swapping in HexagonPeephole
Also, disable zero- and size-extend optimizations for now. llvm-svn: 266821
Diffstat (limited to 'llvm/test/CodeGen/Hexagon')
-rw-r--r--llvm/test/CodeGen/Hexagon/peephole-op-swap.ll30
1 files changed, 30 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/Hexagon/peephole-op-swap.ll b/llvm/test/CodeGen/Hexagon/peephole-op-swap.ll
new file mode 100644
index 00000000000..32db7851fb8
--- /dev/null
+++ b/llvm/test/CodeGen/Hexagon/peephole-op-swap.ll
@@ -0,0 +1,30 @@
+; RUN: llc -march=hexagon < %s
+; REQUIRES: asserts
+
+; The operand-swapping code in HexagonPeephole was not handling subregisters
+; correctly, resulting in a crash on this code.
+
+target datalayout = "e-m:e-p:32:32:32-a:0-n16:32-i64:64:64-i32:32:32-i16:16:16-i1:8:8-f32:32:32-f64:64:64-v32:32:32-v64:64:64-v512:512:512-v1024:1024:1024-v2048:2048:2048"
+target triple = "hexagon"
+
+@float_rounding_mode = external global i8, align 1
+@float_exception_flags = external global i8, align 1
+
+; Function Attrs: nounwind
+define i64 @fred(i32 %a) #0 {
+entry:
+ br i1 undef, label %cleanup, label %lor.lhs.false
+
+lor.lhs.false: ; preds = %entry
+ %cmp3 = icmp eq i32 undef, 255
+ %tobool4 = icmp ne i32 undef, 0
+ %or.cond = and i1 %tobool4, %cmp3
+ %. = select i1 %or.cond, i64 9223372036854775807, i64 -9223372036854775808
+ br label %cleanup
+
+cleanup: ; preds = %lor.lhs.false, %entry
+ %retval.0 = phi i64 [ 9223372036854775807, %entry ], [ %., %lor.lhs.false ]
+ ret i64 %retval.0
+}
+
+attributes #0 = { nounwind }
OpenPOWER on IntegriCloud