summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2018-03-06 19:15:58 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2018-03-06 19:15:58 +0000
commit18484de34b26e424e5863a36f26eaa1288036d42 (patch)
tree103a92f5bf4cd1011b98164f165d0356e60c3226 /llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll
parentc9f797fdd08e07167d43690a082920af4b09be74 (diff)
downloadbcm5719-llvm-18484de34b26e424e5863a36f26eaa1288036d42.tar.gz
bcm5719-llvm-18484de34b26e424e5863a36f26eaa1288036d42.zip
[Hexagon] Update more testcases
llvm-svn: 326830
Diffstat (limited to 'llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll')
-rw-r--r--llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll8
1 files changed, 7 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll b/llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll
index 58e07ddccff..afebc7c3d53 100644
--- a/llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll
+++ b/llvm/test/CodeGen/Hexagon/cext-valid-packet2.ll
@@ -1,4 +1,4 @@
-; RUN: llc -march=hexagon < %s | FileCheck %s
+; RUN: llc -march=hexagon -mcpu=hexagonv55 < %s | FileCheck %s
; Check that the packetizer generates valid packets with constant
; extended add and base+offset store instructions.
@@ -6,6 +6,12 @@
; CHECK-NEXT: memw(r{{[0-9]+}}+##12000) = r{{[0-9]+}}.new
; CHECK-NEXT: }
+; RUN: llc -march=hexagon -mcpu=hexagonv60 < %s | FileCheck %s -check-prefix=CHECK-NEW
+; Check that the packetizer generates .new store for v60 which has BSB scheduling model.
+
+; CHECK-NEW: [[REG0:r([0-9]+)]] = add(r{{[0-9]+}},##200000)
+; CHECK-NEW: memw(r{{[0-9]+}}+##12000) = [[REG0]].new
+
define void @test(i32* nocapture %a, i32* nocapture %b, i32 %c) nounwind {
entry:
%0 = load i32, i32* %a, align 4
OpenPOWER on IntegriCloud