summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Hexagon/bit-loop.ll
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2015-10-20 22:57:13 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2015-10-20 22:57:13 +0000
commitced9941cd423df578d94ba97c417d14105fda9fc (patch)
tree8732c136c60ba8ea48361fec197a7b76b1f8c4e9 /llvm/test/CodeGen/Hexagon/bit-loop.ll
parent26b2c9080faf090e0e84072f70f71f9d1bedab40 (diff)
downloadbcm5719-llvm-ced9941cd423df578d94ba97c417d14105fda9fc.tar.gz
bcm5719-llvm-ced9941cd423df578d94ba97c417d14105fda9fc.zip
[Hexagon] Bit-based instruction simplification
Analyze bit patterns of operands and values of instructions to perform various simplifications, dead/redundant code elimination, etc. llvm-svn: 250868
Diffstat (limited to 'llvm/test/CodeGen/Hexagon/bit-loop.ll')
-rw-r--r--llvm/test/CodeGen/Hexagon/bit-loop.ll80
1 files changed, 80 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/Hexagon/bit-loop.ll b/llvm/test/CodeGen/Hexagon/bit-loop.ll
new file mode 100644
index 00000000000..74a1a276115
--- /dev/null
+++ b/llvm/test/CodeGen/Hexagon/bit-loop.ll
@@ -0,0 +1,80 @@
+; RUN: llc < %s | FileCheck %s
+; CHECK-DAG: memh(r{{[0-9]+}}+#0) = r{{[0-9]+}}
+; CHECK-DAG: memh(r{{[0-9]+}}+#2) = r{{[0-9]+}}.h
+; CHECK-DAG: memh(r{{[0-9]+}}+#4) = r{{[0-9]+}}
+; CHECK-DAG: memh(r{{[0-9]+}}+#6) = r{{[0-9]+}}.h
+
+target datalayout = "e-m:e-p:32:32-i1:32-i64:64-a:0-v32:32-n16:32"
+target triple = "hexagon"
+
+; Function Attrs: nounwind
+define void @foo(i64* nocapture readonly %r64, i16 zeroext %n, i16 zeroext %s, i64* nocapture %p64) #0 {
+entry:
+ %conv = zext i16 %n to i32
+ %cmp = icmp eq i16 %n, 0
+ br i1 %cmp, label %for.end, label %for.body.preheader
+
+for.body.preheader: ; preds = %entry
+ %0 = load i64, i64* %r64, align 8, !tbaa !1
+ %v.sroa.0.0.extract.trunc = trunc i64 %0 to i16
+ %v.sroa.4.0.extract.shift = lshr i64 %0, 16
+ %v.sroa.4.0.extract.trunc = trunc i64 %v.sroa.4.0.extract.shift to i16
+ %v.sroa.5.0.extract.shift = lshr i64 %0, 32
+ %v.sroa.5.0.extract.trunc = trunc i64 %v.sroa.5.0.extract.shift to i16
+ %v.sroa.6.0.extract.shift = lshr i64 %0, 48
+ %v.sroa.6.0.extract.trunc = trunc i64 %v.sroa.6.0.extract.shift to i16
+ %1 = bitcast i64* %p64 to i16*
+ %conv2 = zext i16 %s to i32
+ %add.ptr = getelementptr inbounds i16, i16* %1, i32 %conv2
+ %add.ptr.sum = add nuw nsw i32 %conv2, 1
+ %add.ptr3 = getelementptr inbounds i16, i16* %1, i32 %add.ptr.sum
+ %add.ptr.sum50 = add nuw nsw i32 %conv2, 2
+ %add.ptr4 = getelementptr inbounds i16, i16* %1, i32 %add.ptr.sum50
+ %add.ptr.sum51 = add nuw nsw i32 %conv2, 3
+ %add.ptr5 = getelementptr inbounds i16, i16* %1, i32 %add.ptr.sum51
+ br label %for.body
+
+for.body: ; preds = %for.body.preheader, %for.body
+ %add.ptr11.phi = phi i16* [ %add.ptr11.inc, %for.body ], [ %add.ptr, %for.body.preheader ]
+ %add.ptr16.phi = phi i16* [ %add.ptr16.inc, %for.body ], [ %add.ptr3, %for.body.preheader ]
+ %add.ptr21.phi = phi i16* [ %add.ptr21.inc, %for.body ], [ %add.ptr4, %for.body.preheader ]
+ %add.ptr26.phi = phi i16* [ %add.ptr26.inc, %for.body ], [ %add.ptr5, %for.body.preheader ]
+ %i.058.pmt = phi i32 [ %inc.pmt, %for.body ], [ 0, %for.body.preheader ]
+ %v.sroa.0.157 = phi i16 [ %v.sroa.0.0.extract.trunc34, %for.body ], [ %v.sroa.0.0.extract.trunc, %for.body.preheader ]
+ %v.sroa.4.156 = phi i16 [ %v.sroa.4.0.extract.trunc36, %for.body ], [ %v.sroa.4.0.extract.trunc, %for.body.preheader ]
+ %v.sroa.5.155 = phi i16 [ %v.sroa.5.0.extract.trunc38, %for.body ], [ %v.sroa.5.0.extract.trunc, %for.body.preheader ]
+ %v.sroa.6.154 = phi i16 [ %v.sroa.6.0.extract.trunc40, %for.body ], [ %v.sroa.6.0.extract.trunc, %for.body.preheader ]
+ %q64.153.pn = phi i64* [ %q64.153, %for.body ], [ %r64, %for.body.preheader ]
+ %q64.153 = getelementptr inbounds i64, i64* %q64.153.pn, i32 1
+ store i16 %v.sroa.0.157, i16* %add.ptr11.phi, align 2, !tbaa !5
+ store i16 %v.sroa.4.156, i16* %add.ptr16.phi, align 2, !tbaa !5
+ store i16 %v.sroa.5.155, i16* %add.ptr21.phi, align 2, !tbaa !5
+ store i16 %v.sroa.6.154, i16* %add.ptr26.phi, align 2, !tbaa !5
+ %2 = load i64, i64* %q64.153, align 8, !tbaa !1
+ %v.sroa.0.0.extract.trunc34 = trunc i64 %2 to i16
+ %v.sroa.4.0.extract.shift35 = lshr i64 %2, 16
+ %v.sroa.4.0.extract.trunc36 = trunc i64 %v.sroa.4.0.extract.shift35 to i16
+ %v.sroa.5.0.extract.shift37 = lshr i64 %2, 32
+ %v.sroa.5.0.extract.trunc38 = trunc i64 %v.sroa.5.0.extract.shift37 to i16
+ %v.sroa.6.0.extract.shift39 = lshr i64 %2, 48
+ %v.sroa.6.0.extract.trunc40 = trunc i64 %v.sroa.6.0.extract.shift39 to i16
+ %inc.pmt = add i32 %i.058.pmt, 1
+ %cmp8 = icmp slt i32 %inc.pmt, %conv
+ %add.ptr11.inc = getelementptr i16, i16* %add.ptr11.phi, i32 4
+ %add.ptr16.inc = getelementptr i16, i16* %add.ptr16.phi, i32 4
+ %add.ptr21.inc = getelementptr i16, i16* %add.ptr21.phi, i32 4
+ %add.ptr26.inc = getelementptr i16, i16* %add.ptr26.phi, i32 4
+ br i1 %cmp8, label %for.body, label %for.end
+
+for.end: ; preds = %for.body, %entry
+ ret void
+}
+
+attributes #0 = { nounwind }
+
+!1 = !{!2, !2, i64 0}
+!2 = !{!"long long", !3, i64 0}
+!3 = !{!"omnipotent char", !4, i64 0}
+!4 = !{!"Simple C/C++ TBAA"}
+!5 = !{!6, !6, i64 0}
+!6 = !{!"short", !3, i64 0}
OpenPOWER on IntegriCloud