summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Generic
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2012-03-21 04:12:19 +0000
committerAndrew Trick <atrick@apple.com>2012-03-21 04:12:19 +0000
commitf0a517fec882c3970eff36fd44ab2c7e1d831bf3 (patch)
tree22e4c8a5705d97201a194bf6207a8d6810f6ea9f /llvm/test/CodeGen/Generic
parent25baeca54d9c962c3cbb202ecb6e86252578a90e (diff)
downloadbcm5719-llvm-f0a517fec882c3970eff36fd44ab2c7e1d831bf3.tar.gz
bcm5719-llvm-f0a517fec882c3970eff36fd44ab2c7e1d831bf3.zip
misched: beginning to add unit tests
llvm-svn: 153163
Diffstat (limited to 'llvm/test/CodeGen/Generic')
-rw-r--r--llvm/test/CodeGen/Generic/misched.ll20
1 files changed, 20 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/Generic/misched.ll b/llvm/test/CodeGen/Generic/misched.ll
new file mode 100644
index 00000000000..6ab1dd24a3c
--- /dev/null
+++ b/llvm/test/CodeGen/Generic/misched.ll
@@ -0,0 +1,20 @@
+; RUN: llc -enable-misched -misched=shuffle -misched-bottomup < %s
+; XFAIL: *
+;
+; Interesting MachineScheduler cases.
+
+declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture, i8* nocapture, i64, i32, i1) nounwind
+
+; From oggenc.
+; After coalescing, we have a dead superreg (RAX) definition.
+define fastcc void @_preextrapolate_helper() nounwind uwtable ssp {
+entry:
+ br i1 undef, label %for.cond.preheader, label %if.end
+
+for.cond.preheader: ; preds = %entry
+ call void @llvm.memcpy.p0i8.p0i8.i64(i8* undef, i8* null, i64 128, i32 4, i1 false) nounwind
+ unreachable
+
+if.end: ; preds = %entry
+ ret void
+}
OpenPOWER on IntegriCloud