diff options
| author | Dylan McKay <dylanmckay34@gmail.com> | 2016-12-31 01:07:14 +0000 |
|---|---|---|
| committer | Dylan McKay <dylanmckay34@gmail.com> | 2016-12-31 01:07:14 +0000 |
| commit | 97cf837b465e9e95fc31368f02ca20036811efba (patch) | |
| tree | f7f70e8cca69e94b5954d4ba35738fce169765d6 /llvm/test/CodeGen/AVR | |
| parent | f947f3914839eae86206cf09e79bd662bd179cc9 (diff) | |
| download | bcm5719-llvm-97cf837b465e9e95fc31368f02ca20036811efba.tar.gz bcm5719-llvm-97cf837b465e9e95fc31368f02ca20036811efba.zip | |
[AVR] Optimize 16-bit ANDs with '1'
Summary: Fixes PR 31345
Reviewers: dylanmckay
Subscribers: fhahn, llvm-commits
Differential Revision: https://reviews.llvm.org/D28186
llvm-svn: 290778
Diffstat (limited to 'llvm/test/CodeGen/AVR')
| -rw-r--r-- | llvm/test/CodeGen/AVR/PR31345.ll | 51 | ||||
| -rw-r--r-- | llvm/test/CodeGen/AVR/and.ll | 3 |
2 files changed, 53 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/AVR/PR31345.ll b/llvm/test/CodeGen/AVR/PR31345.ll new file mode 100644 index 00000000000..0d69fbc82ce --- /dev/null +++ b/llvm/test/CodeGen/AVR/PR31345.ll @@ -0,0 +1,51 @@ +; RUN: llc < %s -march=avr | FileCheck %s + +; Unit test for: PR 31345 + +define i16 @and16_reg_imm_0xff00(i16 %a) { +; CHECK-LABEL: and16_reg_imm_0xff00 +; CHECK: andi {{r[0-9]+}}, 0 +; CHECK-NOT: andi {{r[0-9]+}}, 255 + %result = and i16 %a, 65280 + ret i16 %result +} + +define i16 @and16_reg_imm_0xffb3(i16 %a) { +; CHECK-LABEL: and16_reg_imm_0xffb3 +; CHECK: andi {{r[0-9]+}}, 179 +; CHECK-NOT: andi {{r[0-9]+}}, 255 + %result = and i16 %a, 65459 + ret i16 %result +} + +define i16 @and16_reg_imm_0x00ff(i16 %a) { +; CHECK-LABEL: and16_reg_imm_0x00ff +; CHECK-NOT: andi {{r[0-9]+}}, 255 +; CHECK: andi {{r[0-9]+}}, 0 + %result = and i16 %a, 255 + ret i16 %result +} + +define i16 @and16_reg_imm_0xb3ff(i16 %a) { +; CHECK-LABEL: and16_reg_imm_0xb3ff +; CHECK-NOT: andi {{r[0-9]+}}, 255 +; CHECK: andi {{r[0-9]+}}, 179 + %result = and i16 %a, 46079 + ret i16 %result +} + +define i16 @and16_reg_imm_0xffff(i16 %a) { +; CHECK-LABEL: and16_reg_imm_0xffff +; CHECK-NOT: andi {{r[0-9]+}}, 255 +; CHECK-NOT: andi {{r[0-9]+}}, 255 + %result = and i16 %a, 65535 + ret i16 %result +} + +define i16 @and16_reg_imm_0xabcd(i16 %a) { +; CHECK-LABEL: and16_reg_imm_0xabcd +; CHECK: andi {{r[0-9]+}}, 205 +; CHECK: andi {{r[0-9]+}}, 171 + %result = and i16 %a, 43981 + ret i16 %result +} diff --git a/llvm/test/CodeGen/AVR/and.ll b/llvm/test/CodeGen/AVR/and.ll index 7f0e8ac2cba..de5bdf99284 100644 --- a/llvm/test/CodeGen/AVR/and.ll +++ b/llvm/test/CodeGen/AVR/and.ll @@ -67,7 +67,8 @@ define i64 @and64_reg_reg(i64 %a, i64 %b) { define i64 @and64_reg_imm(i64 %a) { ; CHECK-LABEL: and64_reg_imm: ; CHECK: andi r18, 253 -; CHECK: andi r19, 255 +; Per PR 31345, we optimize away ANDI Rd, 0xff +; CHECK-NOT: andi r19, 255 ; CHECK: andi r20, 155 ; CHECK: andi r21, 88 ; CHECK: andi r22, 76 |
