diff options
| author | James Molloy <james.molloy@arm.com> | 2015-08-03 09:24:48 +0000 |
|---|---|---|
| committer | James Molloy <james.molloy@arm.com> | 2015-08-03 09:24:48 +0000 |
| commit | 6967e5e4a394fc3ef783f171b076ad357b52759f (patch) | |
| tree | bc8f238fe71f655f912c0ad5d169c1464449c441 /llvm/test/CodeGen/ARM/thumb2-it-block.ll | |
| parent | 2d4bef8d8d8de6ebd6f968c4039ed40c87f24982 (diff) | |
| download | bcm5719-llvm-6967e5e4a394fc3ef783f171b076ad357b52759f.tar.gz bcm5719-llvm-6967e5e4a394fc3ef783f171b076ad357b52759f.zip | |
Be less conservative about forming IT blocks.
In http://reviews.llvm.org/rL215382, IT forming was made more conservative under
the belief that a flag-setting instruction was unpredictable inside an IT block on ARMv6M.
But actually, ARMv6M doesn't even support IT blocks so that's impossible. In the ARMARM for
v7M, v7AR and v8AR it states that the semantics of such an instruction changes inside an
IT block - it doesn't set the flags. So actually it is fine to use one inside an IT block
as long as the flags register is dead afterwards.
This gives significant performance improvements in a variety of MPEG based workloads.
Differential revision: http://reviews.llvm.org/D11680
llvm-svn: 243869
Diffstat (limited to 'llvm/test/CodeGen/ARM/thumb2-it-block.ll')
| -rw-r--r-- | llvm/test/CodeGen/ARM/thumb2-it-block.ll | 24 |
1 files changed, 10 insertions, 14 deletions
diff --git a/llvm/test/CodeGen/ARM/thumb2-it-block.ll b/llvm/test/CodeGen/ARM/thumb2-it-block.ll index 2675a733da9..aaefc0a1486 100644 --- a/llvm/test/CodeGen/ARM/thumb2-it-block.ll +++ b/llvm/test/CodeGen/ARM/thumb2-it-block.ll @@ -1,5 +1,5 @@ -; RUN: llc -mtriple=thumb-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - | FileCheck -check-prefix CHECK-V7 %s -; RUN: llc -mtriple=thumbv8 %s -o - | FileCheck %s -check-prefix CHECK-V8 +; RUN: llc -mtriple=thumb-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - | FileCheck %s +; RUN: llc -mtriple=thumbv8 %s -o - | FileCheck %s ; PR11107 define i32 @test(i32 %a, i32 %b) { @@ -14,17 +14,13 @@ entry: ret i32 %add } -; CHECK-V7: cmp -; CHECK-V7-NEXT: it mi -; CHECK-V7-NEXT: rsbmi -; CHECK-V7-NEXT: cmp -; CHECK-V7-NEXT: it mi -; CHECK-V7-NEXT: rsbmi +; CHECK: cmp +; CHECK-NEXT: it mi +; We shouldn't need to check for the extra 's' here; tRSB should be printed as +; "rsb" inside an IT block, not "rsbs". +; CHECK-NEXT: rsb{{s?}}mi +; CHECK-NEXT: cmp +; CHECK-NEXT: it mi +; CHECK-NEXT: rsb{{s?}}mi -; CHECK-V8: cmp -; CHECK-V8-NEXT: bpl -; CHECK-V8: rsbs -; CHECK-V8: cmp -; CHECK-V8-NEXT: bpl -; CHECK-V8: rsbs |
