diff options
| author | Bob Wilson <bob.wilson@apple.com> | 2011-04-19 18:11:52 +0000 |
|---|---|---|
| committer | Bob Wilson <bob.wilson@apple.com> | 2011-04-19 18:11:52 +0000 |
| commit | d04a83f8f28b5cb489ed9bf9ebffdf2762f0eabc (patch) | |
| tree | b19be138fa7f1b31a84a05606313f6d69739559c /llvm/test/CodeGen/ARM/prefetch.ll | |
| parent | a2881ee8a436d0b64adfc4d10852921b9b9ae732 (diff) | |
| download | bcm5719-llvm-d04a83f8f28b5cb489ed9bf9ebffdf2762f0eabc.tar.gz bcm5719-llvm-d04a83f8f28b5cb489ed9bf9ebffdf2762f0eabc.zip | |
Add -mcpu=cortex-a9-mp. It's cortex-a9 with MP extension. rdar://8648637.
llvm-svn: 129774
Diffstat (limited to 'llvm/test/CodeGen/ARM/prefetch.ll')
| -rw-r--r-- | llvm/test/CodeGen/ARM/prefetch.ll | 21 |
1 files changed, 13 insertions, 8 deletions
diff --git a/llvm/test/CodeGen/ARM/prefetch.ll b/llvm/test/CodeGen/ARM/prefetch.ll index 895b27b749d..95f082aa938 100644 --- a/llvm/test/CodeGen/ARM/prefetch.ll +++ b/llvm/test/CodeGen/ARM/prefetch.ll @@ -1,10 +1,15 @@ ; RUN: llc < %s -march=thumb -mattr=-thumb2 | not grep pld -; RUN: llc < %s -march=thumb -mattr=+v7a | FileCheck %s -check-prefix=THUMB2 -; RUN: llc < %s -march=arm -mattr=+v7a,+mp | FileCheck %s -check-prefix=ARM-MP +; RUN: llc < %s -march=thumb -mattr=+v7a | FileCheck %s -check-prefix=THUMB2 +; RUN: llc < %s -march=arm -mattr=+v7a | FileCheck %s -check-prefix=ARM +; RUN: llc < %s -march=arm -mcpu=cortex-a9-mp | FileCheck %s -check-prefix=ARM-MP ; rdar://8601536 define void @t1(i8* %ptr) nounwind { entry: +; ARM: t1: +; ARM-NOT: pldw [r0] +; ARM: pld [r0] + ; ARM-MP: t1: ; ARM-MP: pldw [r0] ; ARM-MP: pld [r0] @@ -19,8 +24,8 @@ entry: define void @t2(i8* %ptr) nounwind { entry: -; ARM-MP: t2: -; ARM-MP: pld [r0, #1023] +; ARM: t2: +; ARM: pld [r0, #1023] ; THUMB2: t2: ; THUMB2: pld [r0, #1023] @@ -31,8 +36,8 @@ entry: define void @t3(i32 %base, i32 %offset) nounwind { entry: -; ARM-MP: t3: -; ARM-MP: pld [r0, r1, lsr #2] +; ARM: t3: +; ARM: pld [r0, r1, lsr #2] ; THUMB2: t3: ; THUMB2: lsrs r1, r1, #2 @@ -46,8 +51,8 @@ entry: define void @t4(i32 %base, i32 %offset) nounwind { entry: -; ARM-MP: t4: -; ARM-MP: pld [r0, r1, lsl #2] +; ARM: t4: +; ARM: pld [r0, r1, lsl #2] ; THUMB2: t4: ; THUMB2: pld [r0, r1, lsl #2] |
