summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/intrinsics-overflow.ll
diff options
context:
space:
mode:
authorGeoff Berry <gberry@codeaurora.org>2018-02-01 18:54:01 +0000
committerGeoff Berry <gberry@codeaurora.org>2018-02-01 18:54:01 +0000
commit94503c7bc3d70f51ab03c03b2067db3e973efa19 (patch)
tree8db2d28d7793aa60b2cde1e630798f3e3c3fd6e7 /llvm/test/CodeGen/ARM/intrinsics-overflow.ll
parenta95bd9f72414a7d26f21a4ee5a0f40ff1d0c951a (diff)
downloadbcm5719-llvm-94503c7bc3d70f51ab03c03b2067db3e973efa19.tar.gz
bcm5719-llvm-94503c7bc3d70f51ab03c03b2067db3e973efa19.zip
[MachineCopyPropagation] Extend pass to do COPY source forwarding
Summary: This change extends MachineCopyPropagation to do COPY source forwarding and adds an additional run of the pass to the default pass pipeline just after register allocation. This version of this patch uses the newly added MachineOperand::isRenamable bit to avoid forwarding registers is such a way as to violate constraints that aren't captured in the Machine IR (e.g. ABI or ISA constraints). This change is a continuation of the work started in D30751. Reviewers: qcolombet, javed.absar, MatzeB, jonpa, tstellar Subscribers: tpr, mgorny, mcrosier, nhaehnle, nemanjai, jyknight, hfinkel, arsenm, inouehrs, eraman, sdardis, guyblank, fedor.sergeev, aheejin, dschuff, jfb, myatsina, llvm-commits Differential Revision: https://reviews.llvm.org/D41835 llvm-svn: 323991
Diffstat (limited to 'llvm/test/CodeGen/ARM/intrinsics-overflow.ll')
-rw-r--r--llvm/test/CodeGen/ARM/intrinsics-overflow.ll2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/ARM/intrinsics-overflow.ll b/llvm/test/CodeGen/ARM/intrinsics-overflow.ll
index 5f78b13c18d..835be7e949d 100644
--- a/llvm/test/CodeGen/ARM/intrinsics-overflow.ll
+++ b/llvm/test/CodeGen/ARM/intrinsics-overflow.ll
@@ -39,7 +39,7 @@ define i32 @sadd_overflow(i32 %a, i32 %b) #0 {
; ARM: mov pc, lr
; THUMBV6: mov r[[R2:[0-9]+]], r[[R0:[0-9]+]]
- ; THUMBV6: adds r[[R3:[0-9]+]], r[[R2]], r[[R1:[0-9]+]]
+ ; THUMBV6: adds r[[R3:[0-9]+]], r[[R0]], r[[R1:[0-9]+]]
; THUMBV6: movs r[[R0]], #0
; THUMBV6: movs r[[R1]], #1
; THUMBV6: cmp r[[R3]], r[[R2]]
OpenPOWER on IntegriCloud