summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/inlineasm3.ll
diff options
context:
space:
mode:
authorVitaly Buka <vitalybuka@google.com>2016-07-18 19:43:58 +0000
committerVitaly Buka <vitalybuka@google.com>2016-07-18 19:43:58 +0000
commitfa474e3eb92735989dbb4e642b6a06a07638a8a9 (patch)
treea72261866395d36f1b76750536984d814c9762e7 /llvm/test/CodeGen/ARM/inlineasm3.ll
parent1ab719971f049cc7fb94f49b5b5f86cce70534f8 (diff)
downloadbcm5719-llvm-fa474e3eb92735989dbb4e642b6a06a07638a8a9.tar.gz
bcm5719-llvm-fa474e3eb92735989dbb4e642b6a06a07638a8a9.zip
Revert "[ARM] Update test to use CHECK-LABEL. NFCI."
Breaks asan, see https://reviews.llvm.org/D22103 This reverts commit r275777. llvm-svn: 275889
Diffstat (limited to 'llvm/test/CodeGen/ARM/inlineasm3.ll')
-rw-r--r--llvm/test/CodeGen/ARM/inlineasm3.ll14
1 files changed, 6 insertions, 8 deletions
diff --git a/llvm/test/CodeGen/ARM/inlineasm3.ll b/llvm/test/CodeGen/ARM/inlineasm3.ll
index f725f534c73..59706c4e418 100644
--- a/llvm/test/CodeGen/ARM/inlineasm3.ll
+++ b/llvm/test/CodeGen/ARM/inlineasm3.ll
@@ -6,7 +6,6 @@
define void @t() nounwind {
entry:
-; CHECK-LABEL: t
; CHECK: vmov.I64 q15, #0
; CHECK: vmov.32 d30[0],
; CHECK: vmov q8, q15
@@ -20,7 +19,6 @@ entry:
define void @t2() nounwind {
entry:
-; CHECK-LABEL: t2
; CHECK: vmov d30, d16
; CHECK: vmov.32 r0, d30[0]
%asmtmp2 = tail call i32 asm sideeffect "vmov d30, $1\0Avmov.32 $0, d30[0]\0A", "=r,w,~{d30}"(<2 x i32> undef) nounwind
@@ -66,7 +64,7 @@ ret i32 0
define float @t6(float %y) nounwind {
entry:
-; CHECK-LABEL: t6
+; CHECK: t6
; CHECK: flds s15, s0
%0 = tail call float asm "flds s15, $0", "=x"() nounwind
ret float %0
@@ -76,7 +74,7 @@ entry:
define double @t7(double %y) nounwind {
entry:
-; CHECK-LABEL: t7
+; CHECK: t7
; CHECK: flds s15, d0
%0 = tail call double asm "flds s15, $0", "=x"() nounwind
ret double %0
@@ -86,7 +84,7 @@ entry:
define float @t8(float %y) nounwind {
entry:
-; CHECK-LABEL: t8
+; CHECK: t8
; CHECK: flds s15, s0
%0 = tail call float asm "flds s15, $0", "=t"() nounwind
ret float %0
@@ -96,7 +94,7 @@ entry:
define i32 @t9(i32 %r0) nounwind {
entry:
-; CHECK-LABEL: t9
+; CHECK: t9
; CHECK: movw r0, #27182
%0 = tail call i32 asm "movw $0, $1", "=r,j"(i32 27182) nounwind
ret i32 %0
@@ -106,7 +104,7 @@ entry:
define void @t10(i8* %f, i32 %g) nounwind {
entry:
-; CHECK-LABEL: t10
+; CHECK: t10
; CHECK: str r1, [r0]
%f.addr = alloca i8*, align 4
store i8* %f, i8** %f.addr, align 4
@@ -118,7 +116,7 @@ entry:
define <4 x i32> @t11(i32* %p) nounwind {
entry:
-; CHECK-LABEL: t11
+; CHECK: t11
; CHECK: vld1.s32 {d16[], d17[]}, [r0]
%0 = tail call <4 x i32> asm "vld1.s32 {${0:e}[], ${0:f}[]}, [$1]", "=w,r"(i32* %p) nounwind
ret <4 x i32> %0
OpenPOWER on IntegriCloud