diff options
| author | Ahmed Bougacha <ahmed.bougacha@gmail.com> | 2017-01-20 00:29:59 +0000 |
|---|---|---|
| committer | Ahmed Bougacha <ahmed.bougacha@gmail.com> | 2017-01-20 00:29:59 +0000 |
| commit | bf480554dfb7a8e19bb0527cb12cd3f9c2392ac8 (patch) | |
| tree | 3dcaa04a0871b871b478ca49dceb8b3840d8f5fa /llvm/test/CodeGen/ARM/fast-isel-shifter.ll | |
| parent | 245318cb0501a417c5cda39dd00e31f133f12d87 (diff) | |
| download | bcm5719-llvm-bf480554dfb7a8e19bb0527cb12cd3f9c2392ac8.tar.gz bcm5719-llvm-bf480554dfb7a8e19bb0527cb12cd3f9c2392ac8.zip | |
[MIRParser] Allow generic register specification on operand.
This completes r292321 by adding support for generic registers, e.g.:
%2:_(s32) = G_ADD %0, %1
llvm-svn: 292550
Diffstat (limited to 'llvm/test/CodeGen/ARM/fast-isel-shifter.ll')
0 files changed, 0 insertions, 0 deletions
