diff options
| author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2016-10-26 15:08:16 +0000 |
|---|---|---|
| committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2016-10-26 15:08:16 +0000 |
| commit | 39787bdcbb12dd4312402c41dcdee253b36ff660 (patch) | |
| tree | f178bca9b68c8df55f4a0f81ddeb86a75d893349 /llvm/test/CodeGen/AMDGPU/scratch-buffer.ll | |
| parent | 1110f14b42129973e33d3546bcd18e008eab2301 (diff) | |
| download | bcm5719-llvm-39787bdcbb12dd4312402c41dcdee253b36ff660.tar.gz bcm5719-llvm-39787bdcbb12dd4312402c41dcdee253b36ff660.zip | |
Reapply "AMDGPU: Don't use offen if it is 0"
This reverts r283003
llvm-svn: 285203
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/scratch-buffer.ll')
| -rw-r--r-- | llvm/test/CodeGen/AMDGPU/scratch-buffer.ll | 7 |
1 files changed, 3 insertions, 4 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/scratch-buffer.ll b/llvm/test/CodeGen/AMDGPU/scratch-buffer.ll index e8cd55170bd..ddf971ccdde 100644 --- a/llvm/test/CodeGen/AMDGPU/scratch-buffer.ll +++ b/llvm/test/CodeGen/AMDGPU/scratch-buffer.ll @@ -9,9 +9,8 @@ ; should be able to reuse the same regiser for each scratch buffer access. ; GCN-LABEL: {{^}}legal_offset_fi: -; GCN: v_mov_b32_e32 [[OFFSET:v[0-9]+]], 0{{$}} -; GCN: buffer_store_dword v{{[0-9]+}}, [[OFFSET]], s[{{[0-9]+}}:{{[0-9]+}}], s{{[0-9]+}} offen -; GCN: v_mov_b32_e32 [[OFFSET]], 0x8000 +; GCN: buffer_store_dword v{{[0-9]+}}, off, s[{{[0-9]+}}:{{[0-9]+}}], s{{[0-9]+$}} +; GCN: v_mov_b32_e32 [[OFFSET:v[0-9]+]], 0x8000 ; GCN: buffer_store_dword v{{[0-9]+}}, [[OFFSET]], s[{{[0-9]+}}:{{[0-9]+}}], s{{[0-9]+}} offen{{$}} define void @legal_offset_fi(i32 addrspace(1)* %out, i32 %cond, i32 %if_offset, i32 %else_offset) { @@ -97,7 +96,7 @@ entry: } ; GCN-LABEL: {{^}}pos_vaddr_offset: -; GCN: buffer_store_dword v{{[0-9]+}}, v{{[0-9]+}}, s[{{[0-9]+:[0-9]+}}], s{{[0-9]+}} offen offset:16 +; GCN: buffer_store_dword v{{[0-9]+}}, off, s[{{[0-9]+:[0-9]+}}], s{{[0-9]+}} offset:16 define void @pos_vaddr_offset(i32 addrspace(1)* %out, i32 %offset) { entry: %array = alloca [8192 x i32] |
