diff options
author | Geoff Berry <gberry@codeaurora.org> | 2017-08-18 01:43:11 +0000 |
---|---|---|
committer | Geoff Berry <gberry@codeaurora.org> | 2017-08-18 01:43:11 +0000 |
commit | bd47e8a4f7553e8f1fba20591e5cf75d23e82e88 (patch) | |
tree | e69832087dd0fdf9abdb9edc7ead198c1038e2df /llvm/test/CodeGen/AMDGPU/ret.ll | |
parent | a42719406f4d88ad4c1200d742fd703387c6f139 (diff) | |
download | bcm5719-llvm-bd47e8a4f7553e8f1fba20591e5cf75d23e82e88.tar.gz bcm5719-llvm-bd47e8a4f7553e8f1fba20591e5cf75d23e82e88.zip |
Revert "[MachineCopyPropagation] Extend pass to do COPY source forwarding" round 2
This reverts commit r311135.
sanitizer-x86_64-linux-android buildbot is timing out with just this
patch applied.
llvm-svn: 311142
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/ret.ll')
-rw-r--r-- | llvm/test/CodeGen/AMDGPU/ret.ll | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/ret.ll b/llvm/test/CodeGen/AMDGPU/ret.ll index 2d673a9b0cd..831c71dff79 100644 --- a/llvm/test/CodeGen/AMDGPU/ret.ll +++ b/llvm/test/CodeGen/AMDGPU/ret.ll @@ -2,10 +2,10 @@ ; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s ; GCN-LABEL: {{^}}vgpr: -; GCN-DAG: v_mov_b32_e32 v1, v0 -; GCN-DAG: exp mrt0 v0, v0, v0, v0 done vm +; GCN: v_mov_b32_e32 v1, v0 +; GCN-DAG: v_add_f32_e32 v0, 1.0, v1 +; GCN-DAG: exp mrt0 v1, v1, v1, v1 done vm ; GCN: s_waitcnt expcnt(0) -; GCN: v_add_f32_e32 v0, 1.0, v0 ; GCN-NOT: s_endpgm define amdgpu_vs { float, float } @vgpr([9 x <16 x i8>] addrspace(2)* byval %arg, i32 inreg %arg1, i32 inreg %arg2, float %arg3) #0 { bb: @@ -204,13 +204,13 @@ bb: } ; GCN-LABEL: {{^}}both: -; GCN-DAG: exp mrt0 v0, v0, v0, v0 done vm -; GCN-DAG: v_mov_b32_e32 v1, v0 +; GCN: v_mov_b32_e32 v1, v0 +; GCN-DAG: exp mrt0 v1, v1, v1, v1 done vm +; GCN-DAG: v_add_f32_e32 v0, 1.0, v1 +; GCN-DAG: s_add_i32 s0, s3, 2 ; GCN-DAG: s_mov_b32 s1, s2 +; GCN: s_mov_b32 s2, s3 ; GCN: s_waitcnt expcnt(0) -; GCN: v_add_f32_e32 v0, 1.0, v0 -; GCN-DAG: s_add_i32 s0, s3, 2 -; GCN-DAG: s_mov_b32 s2, s3 ; GCN-NOT: s_endpgm define amdgpu_vs { float, i32, float, i32, i32 } @both([9 x <16 x i8>] addrspace(2)* byval %arg, i32 inreg %arg1, i32 inreg %arg2, float %arg3) #0 { bb: |