diff options
author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2016-07-14 05:47:17 +0000 |
---|---|---|
committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2016-07-14 05:47:17 +0000 |
commit | ca7f5701f879cc082996596bae78f804408ba2a6 (patch) | |
tree | 8dc491a06957443d6c5fa96018fd7345743ed924 /llvm/test/CodeGen/AMDGPU/pv-packing.ll | |
parent | 3b04d833c48f4556f9df63b1dad8e8bebbc852f5 (diff) | |
download | bcm5719-llvm-ca7f5701f879cc082996596bae78f804408ba2a6.tar.gz bcm5719-llvm-ca7f5701f879cc082996596bae78f804408ba2a6.zip |
AMDGPU/R600: Delete/rename intrinsics no longer used by mesa
Use the replacement pass to update the tests, and delete old names.
llvm-svn: 275375
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/pv-packing.ll')
-rw-r--r-- | llvm/test/CodeGen/AMDGPU/pv-packing.ll | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/pv-packing.ll b/llvm/test/CodeGen/AMDGPU/pv-packing.ll index 75091c49f7d..816eea8067e 100644 --- a/llvm/test/CodeGen/AMDGPU/pv-packing.ll +++ b/llvm/test/CodeGen/AMDGPU/pv-packing.ll @@ -16,7 +16,7 @@ main_body: %8 = extractelement <4 x float> %reg3, i32 2 %9 = load <4 x float>, <4 x float> addrspace(8)* null %10 = load <4 x float>, <4 x float> addrspace(8)* getelementptr ([1024 x <4 x float>], [1024 x <4 x float>] addrspace(8)* null, i64 0, i32 1) - %11 = call float @llvm.AMDGPU.dp4(<4 x float> %9, <4 x float> %9) + %11 = call float @llvm.r600.dot4(<4 x float> %9, <4 x float> %9) %12 = fmul float %0, %3 %13 = fadd float %12, %6 %14 = fmul float %1, %4 @@ -29,14 +29,14 @@ main_body: %21 = insertelement <4 x float> %20, float %15, i32 1 %22 = insertelement <4 x float> %21, float %17, i32 2 %23 = insertelement <4 x float> %22, float %19, i32 3 - %24 = call float @llvm.AMDGPU.dp4(<4 x float> %23, <4 x float> %10) + %24 = call float @llvm.r600.dot4(<4 x float> %23, <4 x float> %10) %25 = insertelement <4 x float> undef, float %24, i32 0 call void @llvm.R600.store.swizzle(<4 x float> %25, i32 0, i32 2) ret void } ; Function Attrs: readnone -declare float @llvm.AMDGPU.dp4(<4 x float>, <4 x float>) #1 +declare float @llvm.r600.dot4(<4 x float>, <4 x float>) #1 declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32) |